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Editorial
Fast communication is the need of the hour for which society relies on Electronics
&Telecommunication Engineering for breakthroughs in applications such as satellites, next
generation mobile phones, air-traffic control, the Internet etc. In fact, all electronic devices need
software interface to run and come with one or other device controlling programs architected and
developed by electronics and communication Engineering. Thus, tremendous opportunities for
research and development lies in the area of Electronics and Communication Engineering, as
everyday consumer need new devices to support them in daily life.
International Conference on Electronics and Communication Engineering (ICECE-2012)
provides such unique platform for R&D works. The conference will conglomerate academicians,
researchers from all types of institutions and organizations who would share their domain
knowledge and healthy interaction would take place covering the areas like electronics and
communications engineering, electric energy, automation, control and instrumentation, computer
and information technology, and the electrical engineering aspects of building services and
aerospace engineering, The wide scope encompasses analogue and digital circuit design,
microwave circuits and systems, optoelectronic circuits, photo voltaic, semiconductor devices,
sensor technology, transport in electronic materials, VLSI technology and device processing.
We are happy to inform you that we had received an overwhelming response in the area. I
must acknowledge your response to this conference. I ought to convey that this conference is only a
little step towards knowledge and innovation but certainly in the right perspective. I wish all
success to the paper presenters I extend heart full thanks to members of faculty from different
institutions, research scholars, delegates, IRNet Family members, members of the technical and
organizing committee. Above all I note the salutation towards the almighty.

Prof. (Dr.) Srikanta Patnaik
President IRNet, Bhubaneswar
Intersceince Campus,
At/Po.: Kantabada, Via-Janla, Dist-Khurda
Bhubaneswar, Pin:752024. Orissa, INDIA

A High Gain UWB Common Gate Low-Noise Amplifier

Anahita Azimi1, Mahrokh Maghsoodi2 & Reza Ebrahimi Atani3
1,2
Department of Electrical Engineering, 3Computer Engineering Department
University of Guilan, Rasht, IRAN
Abstract - This paper presents a 3.9 to 10.2 GHz ultra-wideband (UWB) low noise amplifier (LNA) using a current-reused technique
and wideband input matching network is proposed. The implemented LNA presents a maximum power gain of 18 dB, and a good
input matching in the required band. An excellent noise figure (NF) of 2.4 to 3.7 dB was obtained in the frequency range of 3.9 to
10.2 GHz with a power dissipation of 11mW under a 1.8-V DC power supply. The proposed UWB LNA is simulated by TSMC 0.18
µm CMOS technology
Keywords-LNA; Common Gate; Current reuse

I.

Instead of approximate constant value of 1/gm,
finite output resistance of a short-channel transistor
makes an input impedance frequency response peak
around the resonant frequency of the load tank of the
CG stage. Depending on the quality factor of the load
inductor, the input impedance may be several times
more than 1/gm, which causes deterioration in input
impedance matching.

INTRODUCTION

Ultra-Wide Band (UWB) radio transceivers,
potentially offers higher communication speed than
traditional narrowband transceivers. The most important
advantages of the UWB transceivers over narrowband
systems are lower cost, lower power consumption and
higher data rate due to theirwider bandwidth. The most
significant difference of operation between traditional
radio transceivers and UWB radio transceiversis that the
former systems transmit data by varying of power level,
frequency and/or phase of a sinusoidal wave,but the
later systems transmit databy either impulse radio (IR)
or multiband orthogonal frequency division multiplex
(OFDM). The IR UWB systems transmit data based on
the transmission of very short pulses [1].

In this paper, 3.9 to 10.2 GHz low power LNA is
proposed which stacked common-gate input stage with a
cascade second stage reuses the dc current while keeps
the other performance factors comparable to other
designs.
Section II brings a brief problem statement. Details
of circuit analysis, noisedescription and input matching
optimization technique for the input stage are mentioned
in Section III. Section IV, describes the simulation of
the proposed LNA. Finally, a conclusion is given in
Section V.

The UWB LNA is the critical component in the
receive chain. It must provide a moderate gain with low
noise figure, as well as a flat frequency response which
allows equal signal amplification over the entire
frequency band of interest that typically is not a concern
in the narrowband counterpart. Furthermore, the
incoming signal may be too weak; thus, wideband inputimpedance match is crucial for LNA to produce
maximum power transfer.

II. PROBLEM STATEMENT
The common-gate topology is well known for
constant wideband input impedance of 1/gm where gm is
the trans- conductance of the transistor. However, with
technology scaling, increasing in drain-source
conductance, the input impedance of the common-gate
stage tends to deviate from the ideal 1/gm and shows
much more dependence on output loading, which makes
the wideband matching difficult. As will be described
later, the strong dependence on output loading can be
used to satisfy the input matching with low NF
simultaneously [3].

Power consumption is also critical for UWB
receivers due to the limited battery life of portable
wireless devices. A two- stage stagger tuning UWB
LNA simultaneously provides wide bandwidth and low
power [2]. Further reducing power consumption, we use
a common-gate (CG) input stage in addition to the
current-reuse feature. While most of the characteristics
of the CG LNAs have been well studied [3][4], the input
impedance matching is not a trivial task for an
inductively loaded CG LNA.
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the input.In high frequencies (near 10 GHz),
combination of Ggd1, Ld1, Cgs2 presents second parallel
resonance in thedrain of M1. Also, Rd2-Ld2can be
consideredopen and the value of Rd1 can be adjusted for
ZL=rds1.

III. CIRCUIT DESIGN
Fig. 1 shows the schematic of the proposed UWB
LNA. It consists of a common-gate input stage, cascade
second stage with a shunt peaking, and an output
buffer.For the common-gate topology, the noise factor
(F) is given by
(1)
Where γ is the coefficient of channel thermal noise
of MOS transistor and α is the ratio of the transconductance gm to the zero-bias drain conductance gd0,
respectively [5]. With the sub-micron CMOS
technology, the theoretical NF tends to be readily over 3
dB in practice. From (1), noise optimization can be
made by increasing the trans-conductance of the MOS
transistor.

(a)

(b)
Fig. 2 : (a) Current-reused common-gate input stage,
and (b) its equivalent small-signal model.

Fig. 1 : Proposed current-reused LNA

At the second resonance, the voltage across Cgs2 is
deliveredto the input of the cascade amplifier. Note that,
due to Cgs1, the frequency of the second resonance that
is seen from the input willbe slightly down shifted.
Therefore, by the proper adjustmentof the two
frequencies of resonance and the resistor size, input
matching can be achieved over the full frequency band
of interest. Resonance based design at the low and
highfrequency bands, makes the common-gate stage
gain in the mid-bandto have a droop. As shown in Fig.
1, this mid-band gain reduction can be compensated by
the cascade of a shunt-peaked cascade amplifier, which
is the same as the stagger tuned method [7].In the
cascade amplifier, the value of the inductor is chosen to
provide peak gain near the center of the pass-band
leading to nearly flat overall wideband LNA gain.In the
proposed LNA architecture, the NF is dominated by the
common -gate stage. The NF of a common-gate stage
[8]is given by:

The input impedance Zin is given by

( 2)
In this circuit, the LNA is designed for 50Ω.For
instance,for 1/gm1=25 which is the chosen resistance
value in this design,50Ω input resistance can be
obtained. The challenge is howto maintain the condition
over a wide rangeof frequencies. Fig. 2 shows the smallsignal equivalent circuitfor the common-gate stage
including the load at the drain.In the proposed design,
the condition for ZL=rds1 is achieved by the multiple
resonance.Inlow frequencies (near 3 GHz), the parallel
combination of Cgs2|| LS2 in the output and Cgs1|| LS1in
the input resonate simultaneously. The value of Rd2is
adjusted
at
resonance where Rd1-Ld1presents
negligiblylow impedance, leading to 50Ω impedance at
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(3)
Where α=gm/gd0 is the ratio of the transistor transconductanceto the channel conductance at zero VDS, γ is
the channel thermal noise coefficient, rds is the drainsource resistance and RL is the output load resistance.
Equ. (3) shows that NF is a function of rds and RL. When
rds>>RL the NF of a common gate topology is given by
(3), approximately 2.2 dB, which is considered as the
minimum achievable value [8].

Fig. 3 : Simulated S21 (power gain)

However, with technology scaling, the reduction in
rds can lead to reduction in NF below 1 [4]. In the
proposed common-gate topology rds and RL are designed
to be approximately the same over the frequency band
of interest. Therefore, from (2), the NF of the proposed
common-gate topology reduces
to≈1+γ/2. In the
proposed LNA, simulation shows nearly flat NF up to
11 GHz, which can be explained by the ZL=rds1
IV. SIMULATION

Fig. 4 : Simulated S11 (input reflection coefficient).

The proposed LNA is designed based on the TSMC
0.18µm 1.8V RFCMOS technology. For 1.1 mA biasing
current, M1 width is chosen 128µm. On chip source
inductorLs1 of 4.9nH is chosen to resonate with the gate
capacitor Cgs1 of M1 at low frequencies (near 3 GHz).
Ld1 and Ls2 are chosen toproduce50Ωinput resistance.In
the second stage, the size of M2 is chosen 40 µm, and a
cascade transistor M3 is added to mitigate the Miller
effect and produce a better reverseisolation. Rd and Ld2
are carefully chosen to have a flat gain response over
the entire 7500-MHz bandwidth. The capacitor C1 is
added for signal coupling between the first stage and the
second stage. The capacitor C2 plays the bypass role for
AC rounding. To verify the feasibility of the proposed
architecture, circuit simulations carried out with Agilent
Advanced Design System (ADS). The original circuit
design is made to keep the NF below 4 dB, while
maintaining input reflection coefficient (S11) below -10
dB that is still an acceptable input matching in 3.9 to
17GHz frequencyrange (Fig.4).The current of the output
buffer is set to 4 mA to have the output reflection
coefficient (S22) below -10 dB. The LNA provides a
gain around 20 dB over the 3.9 to 10.2 GHz UWB band
(Fig.3) while consumes11mWfrom1.8V supply voltage.
Performance of the proposed LNA in compare with the
other designs has been summarized in Table 1.

Simulated S11 (input reflection coefficient)
V. CONCLUSTION
In this design, a high gain full band UWB LNA has
been simulatedin a 0.18-µm CMOS technology.
Exploiting the current reused technique and wideband
input matching topology, the LNAstacks the wideband
matched common-gate input stage with thecascode
second stage to reuse the dc current, thereby high gain
power obtain significantly. The LNA achieves about
18.5 dB power gain within 3-dB bandwidth of 3.9-10.2
GHz. NF ranges from 2.4 to 3.7 dB within the
bandwidth. Exploiting the current reused technique and
wideband input matching topology, the LNAstacks the
wideband matched common-gate input stage with
thecascode second stage to reuse the dc current, thereby
saving thepower consumption. The LNA consumes 11
mW froma 1.8 V supply voltage.
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Abstract
A
- The role of satellitee networks in gllobal communiccations is growing at an unpreccedented pace. From
F
direct brooadcast
satellite (DBS) television, to saatellite phones, to the Internet, ccorporations andd consumers are embracing thesee services and placing
p
demands on sattellite communiication. In orderr to work even satellite comm
munication, know
wledge of satellite history, its orbital
o
mechanism, andd satellite trackinng must be requuired. In this paaper we are firstt giving a brief satellite history and next why we
w are
using satellite for
f communicatiion and also expplains its orbitall model. At the end of paper covers
c
satellite for
f beginners annd will
describe all the aspects needed to
t satellite trackiing. Further morre we will take a look at what abbout tidbits of sattellite beginners.

by returnning signals too earth from ann orbiting satelllite is
known as
a satellite com
mmunication.”

LIST OF ACR
RONYMS
GEO
MEO
LEO
DBS-TV
INTELSAT
Az
SAZ
EAZ
OSCARS
ISS
AMSAT
AOS
OR
VSAT
I.

Geostation
nary Orbit
Medium Earth
E
Orbit
Low Earthh Orbit
Direct Brooadcast Satellitte TV
International Telecomm
munication
Satellite organization
o
Azimuth
Start Azim
muth
End Azim
muth
Orbiting Satellite
S
Carryinng
Amateur Satellite
S
Internationnal Space Statioon
Radio Amateur Satellite Corporation
Acquisitionn of Sun Lightt
Acquisitionn of Signal
Very Smalll Aperture Terrminal

Sateellite communnication is useed in a numbber of
fields, e.g.
e to providee trunk links for communiccation
providerrs, private nnetworks for corporation, and
temporaary communicaation systems inn disasters, and anti
disaster capability. “HAMSAT” iss one of thee best
examplee of communiication satellitte which provvide a
means for
f amateur raddio services ussed in disasterrs and
anti disaasters capabiliity. “HAMSA
AT” is ISRO’ss first
theme based microsatellite. In addition, saatellite
communnication usingg handheld mobile
m
phoness has
recently become availaable.

UCTION
INRODU

The tran
nsfer of infoormation from
m source to
destination i.ee. transmitter to receiver is called the
communicatio
on. Basically coommunication is possible in
two ways theyy are wire communication and the other
one is wirreless comm
munication. The
T
satellite
communicatio
on is a best example
e
for the
t
wire less
communicatio
on. Satellite coommunication is a process
where a radioo signal is tran
nsmitted to a satellite
s
above
your horizon. That satellite rebroadcasts
r
th
hat signal, on a
different frequuency, either to a ground station, or to
another satelliite to be relayeed further. In other
o
word we
can say that “C
Communication that involvess the use of an
active or passsive satellite to extend thee range of a
communicatio
ons, radio, teleevision, or othher transmitter

Sateellites can linkk several placees on earth that are
thousand
d of miles apaart, are a good place to loccate a
repeater, and a GEO satellite
s
is the best
b place of all.
a As
we know Telegraph repeater statiions were reqquired
every 500 miles in a loong distance liink for boostinng the
Morse code signal. In the earlyy days, very large
receiving
g antennas, w
with diameterss up to 30 meters,
m
were neeeded to collectt the video sign
nals. But by thhe use
of satelllite, the earth station antenn
na becomes sm
maller
and feassible, like Direect Broadcast Satellite TV (DBS(
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GEO: - The most common orbit used for satellite
communications is the Geostationary Orbit (GEO). The
rotational period is equal to that of the Earth. The orbit
has zero inclination so is an equatorial orbit (located
directly above the equator). The satellite and the Earth
move together so a GEO satellite appears as a fixed
point in the sky from the Earth. The advantages of such
an orbit are that no tracking is required. Many
communications satellites travel in geostationary orbits,
including those that relay TV signals into our homes.
These satellites are in orbit 35,863 km above the earth’s
surface along the equator. The launch of Anik A-1 in
1972 made Canada the first country in the world to
establish its own domestic geostationary communication
satellite network.

TV) and DISH antennas.
In this paper we also discuss about Growth of
worldwide revenues from satellite communication. As
we know, television program distribution and DBS-TV
have become the major source of revenue for
commercial satellite system operators, earning more
than half of the industry’s $ 30 B revenues for 1998. By
the end of 2000, there were over 14 million DBS-TV
customers in the United States.
HISTORY OF SATELLITE
Satellite communication started in October 4, 1957
with the launch by the USSR of a small satellite called
SPUTLINK I. This first artificial earth satellite sparked
the space race between the United States and
the
USSR. EXPLORER I was the first satellite successfully
launched by the United States, lofted from Cape
Canaveral on January 31, 1958 on a Juno I rocket. First
voice heard from space was that of
President
Eisenhower, who recorded a brief Christmas message
that was transmitted back to earth from PROJECT
SCORE satellite in December 1958. Telstar I & II, were
launched in July 1962 and May 1963 built by Bell
Telephone Laboratories. Telstar was launched into a
medium earth orbit with periods of 158 and 225
minutes. On July 19, 1964 representatives of the first 12
countries to invest in what became INTELSAT
(International
Telecommunication
satellite
organization), first five INTELSAT series (INTELSAT I
through V) were chosen. First INTELSAT satellite,
INTELSAT I (formerly Early Bird) was launched on
April 16, 1965. Canada was the fist country to build a
GEO satellite Anik 1 A was launched in May 1974, just
2 month before the first US domestic satellite,
WESTAR 1. There was rapid development of GEO
satellite system in the 1970s and 1980s for international,
regional and domestic telephone and video distribution.
The most of expansion after 1985 was in the areas of
video distribution and VSAT (Very Small Aperture
Terminal) networks. There was started two-way
multimedia and Internet services in western and central
Europe at Ka-band using the ASTRA 1H satellite in
2001. The future of the other LEO and MEO satellite
telephone systems also seemed uncertain. The
HISTORY OF SATELLITE is not end here, it will
continue as it will going on.

MEO: - A Medium Earth Orbit MEO satellite is in orbit
somewhere between 5,000 km and 15,000 km above the
earth’s surface. MEO satellites are similar to LEO
satellites in functionality. MEO satellites are visible for
much longer periods of time than LEO satellites, usually
between 2 to 8 hours. MEO satellites have a larger
coverage area than LEO satellites.
LEO: - A Low Earth Orbit (LEO) typically is a circular
orbit about 500 kilometers above the earth’s surface and,
a period (time to revolve around the earth) of about
90 minutes. Because of their low altitude, these satellites
are only visible from within a radius of roughly 1000
kilometers from the sub-satellite point.

A. ORBITAL ELEMENTS
To specify the absolute co-ordinates of a satellite at
a time t, we need to know six quantities are called
orbital elements. We have chosen to adopt a set that is
commonly used are; eccentricity(e), semi major axis (a),
time of perigee(tp), right ascension of ascending
node(Ω), inclination(i), argument of perigee(ω), mean
anomaly (M) at a given time.

II. ORBITS OF SATELLITE
An orbit of a satellite is defined as path covered by
a satellite when it moves around the earth or any other
planet. The most commonly defined orbits are as
follow:-

The orbital elements at time t0 are (a0 , e0, tp,). Then
assume that the orbital elements vary with time at
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constant rate given by (da/dt, de/dt, etc). The satellite’s
position at any time t1 is then calculated from a
keplerian orbit

CASE 1: Earth station in the Northern Hemisphere with
Satellite to the SE of the earth station: Az = 180˚ - α
Satellite to the SW of the earth station:Az= 180˚ + α

A0 + da/dt (t1-t0) + de/dt (t1-t0), etc

CASE 2: Earth station in the Southern Hemisphere with
B. ORBIT DETERMINATION

Satellite to the NE of the earth station: Az = α

Orbit determination requires that sufficient
measurement be made to determine the six orbital
elements needed to calculate the future orbit of satellite.
Three angular position measurements are needed
because there are six unknown and each measurement
will provide two equations, can be thought of as one
equation giving the azimuth and other the elevation.

Satellite to the NW of the earth station: Az = 360˚-α
III. SATELLITE FOR BEGINERS
The goals of this paper are threefold. First, we
want to give a general presentation on satellite
communication and discussed its history in short.
Second, we give an overview about orbit of satellite;
here we present a simple theory and calculation of
orbital determination to find azimuth and elevation of
angle. Third, we review the points that must be known
to each satellite beginners.

(1) Elevation Angle Calculation:The geometry of the elevation angle calculation is
given by; let rs is the vector from the centre of the earth
to the satellite: re is the vector from the centre of the
earth to the earth station: and d is the vector from the
earth station to the satellite. These three vectors lie in
the same plane and from a triangle. The centre angle γ
measured between re and rs is the angle between the
earth station and the satellite, and ψ is the angle
measured from re to d.

In this part of paper, we answers about all relevant
information regarding satellite coverage through
antenna, tidbits notes for beginners, method of satellite
tracking, and an example of satellite for beginners.
A. TITBITS NOTES FOR BEGINNERS

If γ is related to the earth station north latitude Le (in
degrees) and west longitude le (in degrees) and the
subsatellite point at north latitude Ls and longitude ls is
given by

Using yagi for satellite and simple antenna
Before using yagi or directional antenna for
satellite work. We have to One must know what is
AZIMUTH (Az), as we discussed about azimuth angle
but here we discuss some point that must be taken by a
satellite beginners.

Cos (γ) = Cos(Le)Cos(Ls)Cos(ls-le) + Sin(Le)Sin(Ls)
After applying sine law and cosine law, we have
Cos (El) =
=

Azimuth angle; Location/place (QTH):-

rsSin(γ)/d
Sin (γ)/[1+ (re/rs)2 – 2(re /rs )Cos(γ)]1/2

Towards

Azimuth around one’s

NORTH is 000 deg.(zero deg )

The above both equation permit the elevation angle “El”
to be calculated from knowledge of the sub satellite
point, the orbital radius rs, and the earth’s radius re.

Towards EAST

(2) Azimuth Angle Calculation:-

Towards SOUTH is 180 deg Az 180

Because the earth station, the centre of the earth, the
satellite, and the sub satellite point all lie in the same
plane, the azimuth angle As from the earth station to the
satellite is the same as the azimuth from the earth station
to the sub satellite point.

Towards WEST is 270 deg Az 270

….Az 000 or 360 (turning clockwise)

Back to NORTH is 360 deg Az 360 or 000

To find the azimuth angle, an intermediate angle α
must first be found. The intermediate angle is found
from
α = tan

is 090 deg Az 090

The Az. 001 to AZ 179
EASTERLY.

will be mentioned as

The Az. 181 to Az 359
WESTERLY.

will be mentioned as

“Azimuth” is the straight imaginary line along the
ground towards HORIZON. Horizon is where the land
and sky meets all around in every azimuth.

[tan (ls – le) / sin (Le)]

Having found the intermediate angle α, the azimuth
look angle Az can be found from:
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ANGLE OF ELEVATION ; An object in line
above earth at any azimuth the angle between the
azimuth ground line to the object’s line of sight above
the ground in the sky for the QTH is the Angle of
elevation.

will come. In that case it is possible to keep the yagi at
that particular direction if you don’t have the rotator and
wait for the particular moment. As ever body know that
the driven element is nothing but a dipole. Reflector
helps to forward more energy to one direction than
spilling it to Omni directional. More the directors help
narrowing the lobe pattern like a bull shot.

Example, The SUN rises at the horizon in the East
(Az 090 ) {also called SAZ ( Start Azimuth ) or AOS
(Acquisition Of Sun light)} – [for radio signal it is
called Acquisition of Signal –AOS] it’s angle of
elevation at that particular Instantaneous moment is at
zero deg. in angle of elevation.

But directional antenna requires azimuth and elevation
rotors. One must be able to adjust to the track path and
with the synchronization.
IV. SATELLITE TRACKING

As one fallows the path/ track of the sun:-

To a scientist, tracking satellite means being able to
specify its position in space. We should know, when
will a satellite be in range (accessible to you) and where
should the antenna be pointed? Satellites generally are
moving targets, so when a ground station uses
directional antenna, aiming information must be
available. The ability to predict access time is also
important because most satellites are in range of a part
of each day. A low-altitude satellite will generally be in
range for less than 25 minutes, each time it passes
nearby (satellite passes). A ground station will usually
see four to six passes per day for each satellite.

After duration of 3 hours the sun’s angle of
elevation is 45 deg. but the Az. is still at 090Az. Just
before mid day it is at 89 deg in elevation still on
azimuth 090 Az. By midday the SUN’s angle of
elevation is 90 deg (high angle/ overhead pass etc)
rather to say its peak elevation. After crossing 90 deg
elevation descends to 89 deg elevation But it’s azimuth
is 270. By 15:00 hrs (3 PM) the elevation comes to 45
deg. (the angle of elevation) but the Az. Falls on 270
deg. only. (Westerly) Then it descends to zero deg.
elevation at Az 270. Is the EAZ (End Azimuth) or loss
of sunlight ray.[ loss of signal] not line of sight.

Manual tracking of satellite would require charts on
to which calculated information would have to be
applied in order to determine when a satellite would be
“VISIBLE” to a user. Charts would look like this:-

The duration of pass is approximately 12 hours
Coming to the LEO {low Earth Orbit} OSCARS
{Orbiting Satellite Carrying Amateur Satellite}. The
SAZ can be in any azimuth also EAZ in any azimuth
depends on ones QTH on earth and the path of the
satellite. That makes the duration (DURA) .as explained
sun’s duration is 12 hours. But in LEO it may vary from
few seconds to max of 10 minutes when the bird is 600
to 800 KM above earth. If the bird is at 1200KM then
the Max duration will be 20 minutes.
COVERAGE AREA OR FOOT PRINT:The sun light covers only half of the globe at any
instant at that height. At 800KM or 1200 KM the radio
signal, covers a small portion on earth - the FOOT
PRINT. Foot print area will be more if the bird is at
1200 KM. that foot print circle is on the constant move
on every fraction of seconds.
Draw a cone from the object (bird) to the base
circle (foot print) for one instantaneous time then draw
another foot print circle over lapping slightly at the end
of 1st circle similarly draw the 3rd circle to the 2nd circle.
The over lap areas is called the windows. Stations
between the two window areas are the longest distance
contact at that particular instant of short period.

But now days, satellite tracking is made easy by the use
of computer programs. Mac Doppler ,Nova for
Windows ,SatPC32 , SCRAP , Instant Track are the
example of such type of computer program on web.
Some program will track our directional antenna
automatically through on interface to the antenna
azimuth and elevation rotators as the satellite moves
from horizon to horizon. In this paper we have already
explained orbital elements; all that are needed is to enter
into the program. In this paper we explain the tracking

This is where the more element yagi will be of more
use. It will at low angle. Provided the reception is very
good at both ends. Windows will not occur all the time
for the two stations on all pass one has to make sure that
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Worldwide packet uplink: 145.990 MHz FM

of ISS and states the points must be taken into account
during tracking.

Region 1 voice uplink: 145.200 MHz FM
Worldwide downlink: 145.800 MHz FM
Russian callsigns RS0ISS, RZ3DZR
USA callsign NA1SS
Packet station mailbox callsign RS0ISS-11
Packet station keyboard callsign RS0ISS-3
Digipeater callsign ARISS
Have a look at the AMSAT website entitled “6
Suggestions for Handheld Transceiver Users”. Here are
some of the basics:
1.

Listen First. If you can’t hear other stations, you
can’t work them. ISS is very strong so almost
everyone can hear it on a good HT with a good
whip antenna, the dual-band Arrow yagi.

When you decide to work INTERNATIONAL
SPACE STATION (ISS) - ARISS the first time, some
preparatory steps will help.

2.

Keep your squelch off. Although Echo is strong, it’s
not strong enough to break your squelch in most
cases.

Visit the AMSAT website and visit the Echo
Project page to make sure you have the correct
frequencies.

3.

Make sure you have your PL tone set. Like most
repeaters, even if you get a chance to get in, you
won’t without the PL tone set.

•

Try listening on one pass nearby (over 30 degrees
of elevation) and see how well you are receiving. If
you can’t hear the satellite, you may need to
improve your receive antennas.

4.

Don’t use a vertical antenna. Whips and ground
plane antennas should be tilted so that the vertical is
90 degrees off the elevation of the satellite.

5.

•

Try to arrange a sked with another station. It’s
easier to make a contact with someone who is
experienced on the satellites than cold calling. That
contact can also help you determine how well your
signal is doing.

Know where the satellite is. Keep a tracking
program nearby where you can reference it. If you
are handheld outside, use a handheld computer
running Pocket Sat or Petit Track to reference the
satellite’s position.

6.

•

Plan on working a pass away from populated areas
(see the map - white spots are high density
population areas.) If you can work to the north or
west or over the ocean, your results will be better
because statistically there are fewer people.

Use Dual Headphones! I can’t stress this enough.
Your brain is the best DSP there is, and if you only
hear the signal through one ear, your brain can’t
filter out the noise nor can it react quickly to call
signs.

V. CONCLUSION

INTERNATIONAL SPACE STATION (ISS) ARISS

As we have seen, satellite communication has had a
major impact on our lives, in both personal areas and in
industry. The internet is another area where satellites
can be utilized to provide increased and enhanced
service. We have studied the mechanism of orbital
determination to locate a satellite in the orbit. The
orbital element gives the azimuth and elevation for the
study of satellite. With the help of this we generate the
tidbits for satellite beginners to track the satellite.
Satellite tracking can be done manually or by the use of
computer programs. Finally, we believe that satellite

Catalog number: 25544
Launch date: November 20, 1998
Status: Operational
Digipeater: Active
The current Expedition 12 crew is:
Commander: William McArthur – KC5ACR
Flight Engineer: Valery Tokarev – (no call)
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communication play an important role in the developed
world.

[5] http://www.answers.com/topic/satellitecommunication-communications#ixzz1XrDvTTyn
[6] http://writing4students.blogspot.com/2010/09/satelli
te-communication-research-paper.html
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Design of Wireless Sensor Network and monitoring based on
ZigBee, OMAP 3530 and QT
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Abstract - The WSN/ZigBee technology is growing at a large extent in today’s world. Designing a gateway to connect the WSN is a
challenging task in the real time monitoring and control system application. This paper discusses the connecting a WSN by using
OMAP 3530, ZigBee and Wi-Fi technology. The ARM Cortex A8 acts as a center core and is built upon the Linux operating system.
It acts as a sink receives data from sensor nodes through Zigbee communication and process them, based upon the value of received
data the QT application running in the monitoring PC acts as a controlling terminal sends the command to control the environmental
conditions. The wireless gateway establishes the communication effectively between the sensor node and the control unit.
Keywords - ZigBee; Wi-Fi; wireless gateway; QT; OMAP 3530, LINUX

I.

INTRODUCTION

A wireless sensor network (WSN) [2] [1] uses
sensors which are distributed spatially or placed in the
require locations to read the physical or environmental
conditions such as temperature, pressure, sound,
vibrations etc. WSN are used where it is difficult to
route or supply power to it. Wireless sensor networks
were motivated by military applications. They are now
used in much industrial and civilian application. In this
OMAP 3530 acts as a gateway, which establishes the
connection to the sensor network and data
communication, a command is sent to the remote
zigbee[3] to read the sensor value then corresponding
data is received which is encapsulated and processed by
the processor then it is sent to the QT which is operated
by the user, here user checks the value and sends the
corresponding command to activate the monitoring
hardware such as fan or AC.

Figure1. The communication model between WSN
network and Control unit.
A.

OMAP 3530

The OMAP3530 includes an ARM Cortex-A8 CPU
which can run Windows CE, Linux or Symbian, a
TMS320C64x+ DSP for accelerated video and audio
decoding, and an Imagination Technologies Power VR
SGX530 GPU to provide accelerated 2D and 3D
rendering that supports OpenGL ES 2.0 Video out is
provided through separate S-Video and HDMI
connections. A single SD/MMC card slot supporting
SDIO, a USB On-The-Go port, an RS-232 serial
connection, a JTAG connection, and two stereo 3.5 mm
jacks for audio in/out are provided. The board uses up
to 2 W of power and can be powered from the USB
connector, or a separate 5 V power supply. Because of
the low power consumption, no additional cooling or
heat sinks are required.

II. HARDWARE DESIGN SCHME AND
CHARACTERISTICS OF WIRELESS SENSOR
NETWORK
Fig1 shows the hardware design scheme. In this
project, a small in size, low-power, low-price and light
weight ZigBee–Wi-Fi[1] wireless gateway is
introduced. The hardware platform of wireless gateway
is made up of two parts: the OMAP 3530 processor
includes an ARM Cortex-A8 CPU which can run
Windows CE, Linux. It operates at 2.4 GHz and has WiFi Module.
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design of OMAP 3530 and wireless gateway application
layer protocol.

B. Wi-FI
Wi-Fi generally stands for the wireless LAN and it
is one of the important technologies of the computer
networking that allows the users to connect to the
internet technology without wires for the sake of
different purposes such as data transmission and
wireless communication is called as Wi-Fi. Wi-Fi is a
most successful wireless local area network (WLAN)
system. With the rapid development of Wi-Fi in recent
years, infrastructure facilities have been improved. The
coverage of wireless access points (AP) has already
been very wide and the price is cheap. Usually, the
bandwidth of WLAN is higher than the bandwidth of
other types of internet connection such as ADSL, GPRS
and 3G and the transmission delay of WLAN is less
than theirs.

Fig 2 shows the flow graph of the wireless gateway. The
initialization of the OMAP 3530 processor, ZigBee
module and Wi-Fi will be done by connecting al the
external connections and giving power supply. Obuntu
will be loaded to the OMAP and code will be dumped in
to the processor. ZigBee and Wi-Fi will be configured
and the wireless communication will be established.
Gateway ZigBee will sends the request to the remote
ZigBee to read the sensor value, after reading the value
it sends to the gateway. The gateway receives the data
encapsulates it and process them.
QT application
which will be running in PC, if the environmental
condition is higher than the critical value, then it sends a
command to activate the controlling unit.

C. ZigBee
ZigBee is the most popular wireless networking
standard for connecting sensors, instrumentation and
control systems. ZigBee application deployed in a
location can use other existing ZigBee nodes in that
location to extend its range and improve its
communication reliability. ZigBee works like Bee if it
has to send information to the queen which is far in
place it sends through nearby Bee’s. ZigBee is actually a
network layer protocol standard, but it is designed to
operate over a radio defined by the IEEE 802.15.4
standard for the physical and data link protocol layers.
The XBee and XBee-PRO RF Modules were engineered
to meet IEEE 802.15.4 standards and support the unique
needs of low-cost, low-power wireless sensor networks.
The modules require minimal power and provide
reliable delivery of data between devices. The modules
operate within the ISM 2.4 GHz frequency band and are
pin-for-pin compatible with each other
D. QT
QT is a cross-platform application development
framework that is widely used for the development of
GUI programs. QT runs on all major platforms and
supports internationalization. The main idea behind QT
was the possibility to program an application in C++ or
Java once and deploy it across many desktop and
embedded operating systems without changing the code
at all. In this project QT application is used to control
hardware unit by sending commands wirelessly if the
environmental condition exceeds the critical value. In
this project the QT window consists of ON, OFF buttons
and indicator of temperature condition.

Fig.2 Flow graph of application layer
U-boot Transplant
U-boot is a powerful Boot Loader, it supports
OMAP 3530 based platform directly. The
transplantation has little Workload - mainly amend
six hardware related documents, including
smdk2410.h, flash.c, memsetup.c, s3c2410.c, and
so on. After revising the document, it would

III. SOFTWARE DESIGN SCHEME
The software architecture of the wireless gateway
includes software design of Wi-Fi module, software
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QT application is used to control the sensor node by
sending the commands. If the temperature value is high
then the command is send wirelessly to turn on the
cooling device by clicking the on button. We can use
fan, AC or any device that can bring down the
temperature. The window also consists of indication to
represent the temperature condition.

generate Uboot.bin through the cross-compiler,
download it to Nor Flash, and then the operating
system could be guided.
Linux transplant
The establishment of embedded Linux system is
based on the U-Boot realization, essentially, it’s
establishment is a process of Linux kernel’s transplant
in the 3c2410, there are 3 steps: establish cross-compiler
environment; compile the kernel; build and deploy root
File System.

V. CONCLUSION
In this paper, the ZigBee—Wi-Fi wireless gateway
based on OMAP 3530 chip and Wi-Fi module can
connect the ZigBee network to read the physical or
environmental conditions by using a low power, high
speed processor. It suits real time application since the
speed of the processor is high which operates at
2.4GHZ.For further research by using RF ID we can
gather information of other nodes, which can be used for
security purpose by blocking the access for unauthorized
persons and by using embedded Web Server technology
enables users to visit different WSNs and use the
information from that node. We can also use web cam to
gather the information of a place or environment and
transform them wirelessly which helps in lot of
applications such as security and evidence for cases.

IV. RESULT
In this section the result of the gateway and the QT
application is discussed.
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Abstract - In this paper we describe the parameterization, implementation and evaluation of floating-point multipliers for FPGAs.
We have developed a method, based on the VHDL language, for producing technology-independent pipelined designs that allow
compile-time parameterization of design precision and range, and optional inclusion of features such as overflow protection, gradual
underflow and rounding modes of the IEEE floating-point format. The resulting designs, implemented in a Xilinx Spartan-3 device,
achieve 288 MFLOPs with IEEE single precision floating-point numbers.
Keywords: FPGAs, Floating point arithmetic, multiplication, CAD design flow.

I.

Bias-127 exponent, e = E + bias: This gives us an
exponent range from Emin = -126 to Emax = 127.

INTRODUCTION

Floating-point
operations
are
useful
for
computations involving large dynamic range, but they
require significantly more resources than integer
operations. The rapid advance in Field-Programmable
Gate Array (FPGA) technology makes such devices
increasingly attractive for implementing floating-point
arithmetic. FPGAs offer reduced development time and
costs compared to application specific integrated
circuits, and their flexibility enables field upgrade and
adaptation of hardware to run-time conditions[1]

Mantissa, M: A twenty three bit fraction ,an bit is
added to the fraction to form what is called the
significand . If the exponent is greater than 0 and
smaller than 255, and there is 1 in the MSB of the
significand then the number is said to be a normalized
number; in this case the real number is represented by
[2].

Our main aims of designing floating-point units
(FPUs) for reconfigurable hardware implementation are:
(a) to parameterise the precision and range of the
floating-point format to allow optimizing the FPUs for
specific applications, and (b) to support optional
inclusion of features such as gradual underflow and
rounding. An approach meeting these aims will achieve
effective design tradeoff between performance and
required resources.

Fig.1 shows the IEEE 754 single precision binary
Format representation
Value = (-1S) * 2 (E - Bias) * (1.M)
Where M = m22. 2 -1 + m21. 2-2 + m20.2-3 +……….…+
m1.2-22+ m0.2-23

II. FLOATING POINT FORMAT

Bias = 127.

The IEEE Standard for Binary Floating Point
Arithmetic(ANSI/IEEE Std754-2008)[2] is used.
The single precision format is shown in Figure 1.
Numbers in this format are composed of the following
three fields:

III.

FLOATING
ALGORITHM

POINT

MULTIPLICATION

Multiplying two numbers in floating point format is
done by 1- adding the exponent of the two numbers then
subtracting the bias from their result, 2- multiplying the
significand of the two numbers, and 3- calculating the
sign by XORing the sign of the two numbers. In order to

1-bit sign, S: A value of ‘1’ indicates that the number is
negative, and a ‘0’ indicates a positive number.
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represent the multiplication result as a normalized
number there should be 1 in the MSB of the result
(leading one).

- 01111111
10000110

As stated in the floating point format, normalized
floating point numbers have the form of as

4. Obtain the sign bit and put the result together:
10000110 10.01011000

Value = (-1S) * 2 (E - Bias) * (1.M).

5. Normalize the result so that there is a 1 just before the
radix point (decimal point). Moving the radix point one
place to the left increments the exponent by 1; moving
one place to the right decrements the exponent by 1.

To multiply two floating point numbers the
following is done:
1.Multiplying the significand(1.M1*1.M2 )

1 10000110 10.01011000 (before normalizing)

2. Placing the decimal point in the result

1 10000111 1.001011000 (normalized)

3. Adding the exponents; i.e.(E1 + E2 – Bias)

The result is (without the hidden bit):

4. Obtaining the sign; i.e. s1 xor s2

1 10000111 00101100

5. Normalizing the result; i.e. obtaining 1 at the
MSB of the results’ significand

6. The mantissa bits are more than 4 bits (mantissa
available bits); rounding is needed. If we applied the
truncation rounding mode then the stored value is: 1
10000111 0010.

6. Rounding the result to fit in the available bits
7.Checking for underflow/overflow occurrence

Fig. 2 shows the multiplier structure; Exponents
addition, Significand multiplication, and Result’s sign
calculation are independent and are done in parallel. The
significand multiplication is done on two 24 bit numbers
and results in a 48 bit product, which we will call the
intermediate product (IP). The IP is represented as (47
downto 0) and the decimal point is located between bits
46 and 45 in the IP. The following sections detail each
block of the floating point multiplier.

Consider a floating point representation similar to
the IEEE 754 single precision floating point format, but
with a reduced number of mantissa bits (only 4) while
still retaining the hidden ‘1’ bit for normalized numbers:
A = 0 10000100 0100 = 40,
B = 1 10000001 1110 = -7.5
To multiply A and B
1. Multiply significand: 1.0100×1.1110
00000
10100
10100
10100
10100____
1001011000
2. Place the decimal point: 10.01011000
3. Add exponents: 10000100+10000001=
100000101
The exponent representing the two numbers is already
shifted/biased by the bias value (127) and is not the true
exponent;
i.e. EA = EA-true + bias and EB = EB-true + bias And
EA + EB = EA-true + EB-true + 2 bias

Fig 2. Floating point multiplier block diagram

So we should subtract the bias from the resultant
exponent otherwise the bias will be added twice.
100000101
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IV.

HARDWARE OF
MULTIPLIER

FLOATING

proposed which is similar to CLA (carry look-ahead
adder) in basic construction [7]. The drawback of
MCLA [7] is that in spite of having significant speed
improvement; it has significant increase in the area due
to excessive number of NAND gates used for the faster
carry propagation. This problem will significantly
increase when the MCLA will be used for designing
higher order CLA. This is the driving force that has led
us to the proposal of new carry look-ahead adder
modifying the structure of MCLA to make it more
economical in terms of number of gates (area) without
losing its speed efficiency. The MCLA [7] uses the
modified full adder (MFA) as shown in Fig 3. In the
proposed carry look-ahead adder shown in Fig. 4, we
propose the replacement of 4th MFA in the MCLA by a
full adder to reduce the area (number of gates) without
sacrificing the speed improvement. It can be easily be
verified that there will be reduction in number of gates
to generate the final carry as shown in Fig.5. In order to
have further saving in terms of number of gates, the
proposed 4-bit CLA can be cascaded in series to design
the higher width CLA as shown in Fig. 5

POINT

A. Sign bit calculation
Multiplying two numbers results in a negative sign
number if one of the multiplied numbers is of a negative
value. By the aid of a truth table we find that this can be
obtained by XORing the sign of two inputs.
B. Unsigned Adder /Subtractor(for exponent addition)
To reduce the delay caused by the effect of carry
propagation in the ripple carry adder, we attempt to
evaluate the carry-out for each stage (same as carry-in to
next stage) concurrently with the computation of the
sum bit [3, 4]. The two Boolean functions for the sum
and carry are as follows [5,6]:
SUM = Ai ⊕ Bi ⊕Ci
Cout = Ci+1 = Ai · Bi + (Ai ⊕ Bi) · Ci
Cout = Ci+1 = Ai ∙ Bi + (Ai ⊕ Bi) ∙ Ci
Let Gi = Ai · Bi be the carry generate function and
Pi = (Ai ⊕ Bi) be the carry propagate function, Then we
can rewrite the carry function as follows:
Ci+1 = Gi + Pi · Ci
Thus, for 4-bit adder, we can compute the carry for all
the stages as shown below:
C1 = G0 + P0 · C0

Fig3: MFA( modified full adder)

C2 =G1+ P1·C1 = G1 + P1 · G0 + P1 · P0 · C0
C3= G2+P2·G1 + P2·P1·G0 +P2 · P1 · P0 · C0
C4=G3+P3·G2+P3·P2·G1+P3·P2·P1·G0+P3·P2 · P1 · P0
· C0
In general, we can write:
The sum function:
SUMi = Ai Bi ⊕ Ci = Pi ⊕ Ci
Fig4: proposed 4-bit Carry Look-Ahead Adder

The carry function

Carry Look Ahead Adder can produce carries faster
due to parallel generation of the carry bits by using
additional circuitry.
The improvement in 4-bit adder is the key
requirement to improve its efficiency, thus the authors
propose the replacement of its 4-bit adder block with its
carry look-ahead counter part. Recently, a modified
carry look-ahead adder (abbreviated as MCLA) is

Fig5: Cascading of the proposed CLA to Design Higher
Width CLA
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Fig. 6: Proposed Carry Look-Ahead Nine’s
Complementer
Fig. 8: A Schematic of multiplier

Figure6 shows the proposed Nine’s complementer
using the proposed carry look-ahead adder. The
proposed nine’s complementer sticks to the requirement
of carry look-ahead approach having fast speed and
reduced area(inherit property of proposed CLA).

D. Normalizer
The result of the significand multiplication
(intermediate product) must be normalized to have a
leading ‘1’ just to the left of the decimal point (i.e. in the
bit 46 in the intermediate product). Since the inputs are
normalized numbers then the intermediate product has
the leading one at bit 46 or 47

Carry Look Ahead BCD Subtractor
By looking the key components designed in carry
look-ahead fashion , the carry look-ahead BCD
subtractor can be designed by integrating them . Figure7
shows the implementation of the carry look-ahaed BCD
subtractor.

1- If the leading one is at bit 46 (i.e. to the left of
the decimal point) then the intermediate product is
already a normalized number and no shift is needed.
2- If the leading one is at bit 47 then the
intermediate product is shifted to the right and the
exponent is incremented by 1.
The shift operation is done using combinational
shift logic made by multiplexers. Fig9 shows a
simplified logic of a Normalizer that has an 8 bit
intermediate product input and a 6bit intermediate
exponent input.

Fig. 7: Proposed Carry Look-Ahead BCD Subtractor
C. MULTIPLIER FOR UNSIGNED DATA
Multiplication involves the generation of partial
products, one for each digit in the multiplier, as in Fig8.
These partial products are then summed to produce the
final product. The multiplication of two n-bit binary
integers results in a product of up to 2n bits in length
[8].

Fig. 9 : Simplified Normalizer logic
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The pipelining stages are imbedded at the
following locations:

V. UNDERFLOW/OVERFLOW DETECTION
Overflow/underflow means that the result’s
exponent is too large/small to be represented in the
exponent field. The exponent of the result must be 8 bits
in size, and must be between 1 and 254 otherwise the
value is not a normalized one.
An overflow may occur while adding the two
exponents or during normalization. Overflow due to
exponent addition may be compensated during
subtraction of the bias; resulting in a normal output
value (normal operation). An underflow may occur
while subtracting the bias to form the intermediate
exponent. If the intermediate exponent < 0 then it’s an
underflow that can never be compensated; if the
intermediate exponent = 0 then it’s an underflow that
may be compensated during normalization by adding 1
to it. When an overflow occurs an overflow flag signal
goes high and the result turns to ±Infinity (sign
determined according to the sign of the floating point
multiplier inputs). When an underflow occurs an
underflow flag signal goes high and the result turns to
±Zero (sign determined according to the sign of the
floating point multiplier inputs). Denormalized numbers
are signaled to Zero with the ppropriate sign calculated
from the inputs and an underflow flag is raised. Assume
that E1 and E2 are the exponents of the two numbers A
and B respectively; the result’s exponent is calculated
by (6)

1.

In the middle of the significand multiplier, and in
the middle of the exponent adder (before the bias
subtraction).

2.

After the significand multiplier, and after the
exponent adder.

3.

At the floating point multiplier outputs (sign,
exponent and mantissa bits).

Fig10 shows the pipelining stages as dotted lines.
Three pipelining stages mean that there is latency in
the output by three clocks. The synthesis tool “retiming”
option was used so that the synthesizer uses its
optimization logic to better place the pipelining registers
across the critical path.

Fig10. Floating point multiplier with pipelined stages

Eresult = E1 + E2 – 127
E1 and E2 can have the values from 1 to 254; resulting
in Eresult having values from -125 (2-127) to 381 (508127); but for normalized numbers, Eresult can only have
the values from 1 to 254. Table I summarizes the Eresult
different values and the effect of normalization on it

VII.COMPARISION AND VHDL SIMULATION
First the VHDLsimulation of two multipliers is
considered . The VHDL code for both multipliers, using
a fast carry look ahead adder and a ripple carry adder,
are generated . The multiplier uses 24-bit values. The
worst case was applied to the two multipliers , where the
gate delay is assumed to be 5ns.

Table I. Normalization Effect On Result’s Exponent
And Overflow/Underflow Detection

Fig11:Waveform for a carry ripple adder
.
VI. PIPELINING THE MULTIPLIER
In order to enhance the performance of the
multiplier, three pipelining stages are used to divide the
critical path thus increasing the maximum operating
frequency of the multiplier.

Fig12:Waveform for a carry look-ahead adder
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Under the worst case , the multiplier with a ripple
adder uses time=979.056ns, while the multiplier with
the carry look-ahead uses time=659.292ns. Hence we
can overcome the ripple carry adder by carry-look ahead
adder.
The whole multiplier was tested against the Xilinx
floating point multiplier core generated by Xilinx
coregen. Xilinx coregen was customized to have two
flags to indicate overflow and underflow , and to have a
maximum latency of three cycles. Xilinx core
implements the “round to nearest “ rounding mode. A
testbench is used to generate the stimulus and applies it
to the implemented floating point multiplier and to the
Xilinx core then compares the result . the floating point
multiplier was also checked using Design checker. The
design was synthesized using precision synthesis tool
[9]targeted to XC3S1500-5FG456 Spartan-3 device .
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P. S. Mohanty, “Design and Implementation of
Faster and Low Power Multipliers”, Bachelor
Thesis. National Institute of Technology,
Rourkela,
2009.
http://ethesis.nitrkl.ac.in
/213/1/10509019_final.pdf.pdf.

[4]

S. Brown and Z. Vranesic, Fundamentals of
Digital Logic with VHDL Design, 2nd
ed.,McGraw-Hill Higher Education, USA, 2005.
ISBN: 0072499389.

[5]

J. R. Armstrong and F.G. Gray, VHDL Design
Representation and Synthesis, 2nd ed., Prentice
Hall, USA, 2000. ISBN: 0-13-0216704.

[6]

Z. Navabi, VHDL Modular Design and Synthesis
of Cores and Systems, 3rd ed., McGraw-Hill
Professional, USA, 2007. ISBN: 9780071508926.

[7]

Yu-Ting Pai and Yu-Kumg Chen, " The Fastest
Carry Look ahead Adder", Proceedings of the
Second IEEE International Workshop on
Electronic Design, Test and Applications
(DELTA’04),434-436.

[8]

W. Stallings, Computer Organization and
Architecture Designing for Performance, 7th ed.,
Prentice Hall, Pearson Education International,
USA, 2006, ISBN: 0-13-185644-8.

[9]
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VII. CONCLUSIONS AND FUTURE WORK
This paper presents an implementation of a floating
point multiplier that supports the IEEE 754-2008binary
interchange format; the multiplier doesn’t implement
rounding and just presents the significand multiplication
result as is (48 bits); this gives better precision if the
whole 48 bits are utilized in another unit. The design has
three pipelining stages and after implementation on a
Xilinx Spartan3 FPGA it achieves 288 MFLOPs.
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Management of Customized Application
Based on Software Virtualization
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Abstract - Frequent changes to application like installation and un installation makes an application unstable. Software virtualization
allows applications and data to be put into virtual layers instead of being installed to the base file system and registry.
Application virtualization removes the dependency of applications from the underlying operating system, providing a reliable single
virtualized application running across multiple Windows operating systems. This helps to streamline application migration,
significantly reduces time consuming regression testing, eases the burden of cost and complexity for IT, and creates a seamless
transition for end users.
Keywords - Virtualized Application,ThinaApp virtualization, Application compatibility,Platform Discovery.

I.

•

INTRODUCTION

Software virtualization allows applications to be put
into virtual layers instead of being installed to the base
file system and registry. Software virtualization installs
application at virtual layer and then application is
executed normally.

•
•

Benefits of ThinApp Virtualization:

•

Applications do not install anymore.

•

Therefore no application conflicts will occur.

•

This eliminates the need for regression testing.

•
•
•
•

ThinApp Sequencer when sequences data it
captures all data that is being changed by the
system and not by the application.
Users cannot control this easily.
Users have to scan entire data shell bit by bit to
exclude surplus data.

As given above ThinApp captures surplus data
.Hence we proposed a system that virtualizes an
application using VMware ThinaApp.This proposed
system avoids surplus data(which is not required in
virtualized application).User can interact with this
system easily.User will get menu to include and exclude
anything from application.Proposed system has various
modules starts from compatibly check to delivery.

Multiple versions of the same application can be
used simultaneously

Proposed system is more efficient in terms of reliability,
performance, security and flexibility.

VMware ThinApp is an agent less application
virtualization solution.

II. APPLICATION COMPATIBILITY:

VMware ThinApp integrates natively with Active
Directory as well as with many other third-party
solutions for desktop management.

Compatibility check modules checks whether given
application is compatible with windows 7 or not. If
given application is compatible with windows 7 then
and then only it will be virtualized. Otherwise no need
to virtualize that given application. For e.g. Gina.dll is
deprecated on windows 7 .Hence application which
contains Gina.dll is not compatible with windows 7.
Any application before it is deployed on Windows 7 live
environment has to undergo few standard checks; these

ThinApp Virtual Operating System (VOS)
technology is extremely lightweight in terms of the
disk space, RAM, and CPU required.

Drawbacks of ThinApp Virtualization:
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This analysis helps to take following decisions:

checks decide whether application is fully compatible,
partially compatible or completely non-compatible with
Windows7.

Whether virtual registry should be merged onto the
system registry or not.

Following are the rules as which decides application
compatibility. Depending on all these results application
can be classified into following 3 categories:-

Application specific registry sub trees must be
automatically isolated from the host PC to prevent
conflicts with locally installed versions or not

A. GREEN :
IV. CHECK FEASIBILITY OF
VIRTUALIZATION:

Application goes through all compatibility checks.
Application is categorized as Green if it can be deployed
on Windows 7 without any remediation.Hence GREEN
categorized application is fully compatible with
windows 7.

This the next module of proposed system, which
will be used to check whether application can be
virtualized or not. This is required because all
applications can not be virtualized. e.g. Application
which requires hardware connectivity, device drivers
etc. can not be virtualized.

B. ORANGE :
If application fails in some compatibility checks but
after remediation ,application can work on windows
7.Then a application is categorized as ORANGE and
can be deployed on Windows 7 after fixing the issue by
applying some remediation to it.

Hence if application can not be virtualized it will
not be forwarded for virtualization process. so this
feasibility check is important as it indentifies whether
application can or can not be virtualized.

C. RED :

a)

Application fails to pass compatibility check and
after applying remediation solution also application can
not work on windows 7. Hence application is
categorized as RED means application is not compatible
with windows 7 and

A well-documented limitation of all application
virtualization technologies is their inability to deal with
hardware drivers. For this reason it is recommended that
applications which interface directly with hardware are
not suitable candidates for virtualization.

There is no solution to make application compatible.

b) Services:

III. PLATFORM DISCOVERY:

Applications installing Services which interact with
Desktop cannot be virtualized. This is because Virtual
application is separated from the OS which cannot
interact desktop. This can be determined by finding the
entries in Service Control table or registry table.

Virtual application should not contain any build
specific data is our most important requirement. To
achieve this requirement one should study targeted
destination platform(which will be used to perform
virtualization of an application).

Hardware Drivers:

V. OVERVIEW OF PROPOSED SYSTEM:

Destination platform must be analyzed carefully
based on file system and registry system both.

VMware ThinApp packages are created as a part of
Setup Capture process. The application files and registry
are combined with administrative settings that are
embedded into the final package for distribution. During
this process when ThinApp virtualizes any application it
not only captures data that is being updated by the
application but also by the system. In virtualization span
Setup Capture records the antivirus related
modifications, firewall settings, Internet settings, dates,
last accessed or last modified time stamps and so on
things in its Executable. The inclusion of this data into
the virtualized executable can break the functionality of
application. It can also turn the destination platform in
an insecure state.

A) File System:
To perform virtualization in correct manner it is
important to analyze file system of destination platform.
To know the type of destination platform study of file
system is must.
B) Registry System:
The registries which are not related to application
should not merged into the virtual application.
Hence registry system decides whether to insert registry
into the virtual application or not
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The data decoded above is not to be merged into
ThinApp executable hence it is passed to the ThinApp
framework before virtualization starts. This policy
makes ThinApp to not include this data in its virtualized
Executable. Designed system will be measured against
following parameters to experience virtualization
effects:

•

Time Requirement

•

Efficiency

•

Satisfaction up to the vendor certified standards

application, if user wants. This Customized application
encapsulated in a single execution file is executed as
shown in Figure 2.
Compatibility check

Feasibility Check

Following figure gives overview of proposed system.
Click on single customized
.exe file
Compatibility
check

Run virtualized application
Deliver Virtualized
Application

Platform
Discovery

Fig. 2: Execution of customized Virtual application
VII. RESULTS:
The developed customized virtual application
ensures that it uses a personal computer without
modifying the hardware resource and without interfering
with other applications in a safe state. Customized
application generates virtual boundary so application
separated from hardware at execution time.

Check Feasibility of
Virtualization

Test virtualized
Application

ThinApp
Virtualization

Proposed strategy virtualizes a regular application
using a novel means of ThinApp Virtualization. It
guards the application as well as destination platform
from unsafe surplus data.

Fig. 1: Overview of Proposed System

Customized application is a single execution file
which will be generated by saving considerable amount
of time and cost.

VI. EXECUTION OF CUSTOMIZED VIRTUAL
APPLICATION:
User clicks the customized application to do work.
Execution module (daemon) on customized application
is extracted and stored in any folder. It runs. Execution
module extracts the actual running applications from the
application repository and Runs it associated with itself.
File System/Repository hook, File Systern/Registry
dispatch and File Systern/Registry management binds to
execution module. The designed application which was
provided as a raw source will be a complete application
which will be desktop compatible as well as it will not
leave the target OS in unsafe state. Customized
application generates the virtual boundary which
separates and isolates the hard disk, memory and other
resources at the execution time. Customized application
has a well-informed area to allow the user to write some
data at a specific folder and to restore the initial state of
customized application. It allows the user to update the

Hence application need not to be installed any
more. So that reduces memory requirement.
This will ensure that not only application but
destination platform will also be at safer side.
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Abstract
A
- Thiis paper Photottransistor dealss with basic opperation, configgurations and vvarious types of
o phototransisttors
with its application in our daay to day life. We
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I.

This dev
vice is usuallyy packaged in a metal cap w
with a
lens on the
t top. Althouugh ordinary trransistors exhibbit the
photosen
nsitive effects if they are ex
xposed to lighht, the
structuree of the photottransistor is specifically optim
mized
for photoo applications.

INTROD
DUCTION

The idea of the photoo transistor has
h been first
proposed by William
W
Shocklley in 1951. Ph
hototransistors
are used to coonvert light siggnals into ampplified electric
signals. A phoototransistor iss similar to an ordinary BJT
i.e. Biploar junction transiistor, except that no base
terminal is proovided. Insteadd of base currennt, input to the
transistor is inn the form of liight. The curreent induced by
photoelectric effects
e
is the baase current of transistor
t
[1].

Fig. 2 : Homojunctionn planar phototransistor struccture
The phooto transistor hhas much larger base and colllector
areas thaan would be uused for a norm
mal transistor. These
T
devices were generallly made usinng diffusion or
o ion
implantaation [1, 2].

Fig. 1: Photoelectriceffect
In the phhotoelectric efffect, electronss are emitted
from matter (m
metals and non-metallic soliids, liquids or
gases) as a co
onsequence off their absorptiion of energy
from electro
omagnetic raadiation of very short
wavelength, su
uch as visible or
o ultraviolet liight.

Fig. 3 : 2-terminal and
a 3-terminal phototransistoors.
Thee circuit symbool also has the convention arrow
and direections on thhe emitter con
nnection. It points
p
inwards on a PNP phhototransistor circuit symbool and
outwardds on an NPN pphototransistor symbol.

II. PHOTOT
TRANSISTOR
R STRUCTUR
RE AND
SYMBOL
L
A phototrransistor consissts of a single-crystal Ge or
Si semiconduuctor wafer in
n which threee regions are
produced by means
m
of speccial technological processes.
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III. PHOTOT
TRANSISTOR
R CIRCUIT
CONFIG
GURATIONS
A.
A Common emitter
B. Common collector
The phottotransistor can
n be used in a variety off
different circuuit configuratioons. Like moree conventional
transistors, thee phototransisttor can be useed in common
emitter and common collecctor circuits. Common
C
base
circuits are not normallyy used becauuse the base
o
left floatiing.
connection is often
Fig. 5 : Commoon collector/em
mitter follower
photootransistor circuit

A.
A Common emitter phototrransistor circuuit.
The com
mmon emitteer phototranssistor circuit
configuration is possibly thee most widelyy used, like its
more conventtional straight transistor cirrcuit [4]. The
collector is taaken to the sup
pply voltage via
v a collector
load resistor, and
a the outputt is taken from
m the collector
connection onn the phototran
nsistor. The cirrcuit generates
an output that moves from a high voltage state to a low
w
light is deetected.
voltage state when

E OF BASE C
CONNECTION
N IN
IV. USE
PHO
OTOTRANSIISTOR CIRCUITS
On some phototrransistors, the base connectiion is
ws the
availablee. Access to the base connnection allow
phototraansistor circuiit conditions to be set more
appropriiately for somee applications.

The circuiit actually acts as an amplifieer. The current
generated by the light affeccts the base reegion. This is
amplified by the current gaain of the traansistor in the
normal way.

Fig.. 6 : Phototranssistor circuit with base resistoor
High vaalues of base rresistor Rb preevent low leveels of
light froom raising thee current leveels in the colllector
emitter circuit
c
and in tthis way ensurring a more reeliable
digital output
o
[6]. All
A other aspeects of the circuit
c
function
n remain the sam
me.
Fig. 4 : Common emitteer phototransisttor circuit
V. PHO
OTOTRANSIISTOR OPER
RATION

B. Common collector photo
otransistor circcuit

Thee phototransistoor circuits cann be used on one
o of
two basiic modes of operation.

The com
mmon collecttor, or emittter follower
phototransistorr circuit configuration has effectively
e
the
same topology
y as the normaal common emitter transistor
circuit - the em
mitter is taken to
t ground via a load resistor,
and the outpuut for the cirrcuit being takken from the
emitter connecction of the deevice. The circuit generates
an output that a move from the low state to
t a high state
d
[3].
when light is detected

A. Actiive or linear m
mode
B. Switch mode.
Opeeration in the "linear"
"
or actiive mode proviides a
responsee that is very broadly propoortional to thee light
stimuluss. In reality thhe phototransisstor does not give
g
a
particulaarly linear outpput to the inpuut stimulus andd it is
for this reason that this
t
mode of operation is more
correctlyy termed the acctive mode [5]..
Thee operation of the phototrannsistor circuit iin the
switch mode
m
is more widely used in
i view of thee nonlinear reesponse of the phototransisstor to light. When
W
there is little
l
or no lighht, virtually no current will fllow in
the transsistor, and it caan be said to be
b in the "off" state.
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However as thhe level of lighht increases, cu
urrent starts to
flow. Eventuually a pointt is reached
d where the
phototransistorr becomes saaturated and the level off
current cannnot increase. In this situation
s
the
phototransistorr is said to be saturated. Thee switch mode
therefore has two
t
levels: - "on" and "off" as in a digital
or logic systeem. This type of phototranssistor mode is
useful for dettecting objectss, sending daata or reading
encoders, etc.

C. Time constant
D. Photoelectric gain

With mosst circuits not using the base connection
(even if it is av
vailable), the only
o
way to chaange the mode
of operation of
o the circuit iss to change thee value of the
load resistor. This is set byy estimating the
t maximum
current anticip
pated from the light levels enccountered.

Fig. 7 : Vce-Ic Charracteristics of a phototransistoor

Using thiss assumption, the following equations can
be used:
Active mode: VCC > RL x IC
Switch mode: VCC < RL x IC
Where
RL = load resisstor (i.e. RC or Re in the diagrrams above).
IC = maximum
m anticipated cu
urrent.
VCC = supply voltage.
v

Theere is a small aamount of curreent that flows in the
photo trransistor even when no lightt is present. This
T
is
called thhe dark currentt, and represen
nts the small nuumber
of carrieers that are injeected into the em
mitter [1].
Thee luminous ssensitivity is the ratio off the
photoeleectric current too the incident luminous flux. The
spectral response, which is thhe sensitivityy to
monochrromatic radiation as a functtion of waveleength,
defines the long-wavvelength limit for the use of a
particulaar phototransistor; this lim
mit, which deppends
primarily
y on the widtth of the forbbidden band of
o the
semicon
nductor materrial, is 1.7 micrometerss for
germanium and 1.1 m
micrometers forr silicon. Thee time
constantt characterizess the inertia of
o a phototrannsistor
and doees not exceedd several hunddred microsecconds.
Photoeleectric gain, whiich may be as high
h
as 102–1003.

Photo trannsistors are opeerated in their active region,
although the base connectiion is left oppen circuit or
disconnected because
b
it is not required. Thhe base of the
photo transistoor would only be
b used to biass the transistor
so that additioonal collector current
c
was flo
owing and this
would mask anny current flow
wing as a resultt of the photoaction. For opeeration the biass conditions arre quite simple
[3, 4]. The collector
c
of ann n-p-n transiistor is made
positive with respect
r
to the emitter
e
or negaative for a p-np transistor. The
T actual opeeration of a phototransistor
p
depends on thee biasing arran
ngement and ligght frequency.

VII. PH
HOTOTRANSISTOR FREQ
QUENCY
RES
SPONSE
All silicon photootransistors resspond to the entire
visible radiation
r
rangee as well as to infrared. In faact, all
diodes, transistors, D
Darlington’s, trriacs, etc. havve the
same baasic radiation ffrequency response. This respponse
peaks in
n the infrared raange.

The ligh
ht enters thhe base reg
gion of the
phototransistorr where it causses hole electrron pairs to be
generated. Th
his mainly occcurs in the reeverse biased
base-collector junction. Thee hole-electron
n pairs move
under the influuence of the electric field annd provide the
base current, causing electrrons to be injeected into the
emitter.
VI. PHOTOT
TRANSISTOR
R CHARACT
TERISTICS
Photo tran
nsistor has a high
h
level of gain resulting
from the transistor action. Foor homo-structtures, i.e. ones
using the samee material thro
oughout the devvice, this may
be of the ordder of about 50 up to a few hundred.
However for the
t hetero-struucture devices,, the levels off
gain may rise to
t ten thousand
d.
The main charracteristics of photo-transisto
p
rs are
A. Lumiinous sensitivitty
B. Specctral response
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Fig. 8 : The frequency response of silicon
phototransistor junctions

•

The circuit voltage gain increases but on the
cost of operating bandwidth.

Their goal is to maximize the signal-to-noise ratio,
by using an emitter with the best match to the
phototransistor response. However, note the response is
very broad and virtually any light source will work.

•

Homo-structure phototransistor device the
bandwidth may be limited to about 250 kHz

•

Hetero-junction phototransistor devices have a
much higher limit and some can be operated at
frequencies as high as 1 GHz.
X. AREAS OF APPLICATIONS

VIII. PHOTOTRANSISTOR AS AMPLIFIER
CIRCUIT
Fig9 (a) is a Darlington connection using a NPN
transistor and Fig9 (b) is a Darlington connection using
a PNP transistor. In both circuits, light current is
increased by hFE times and output current IC becomes
hFE.IL

•

Punch-card readers

•

Computer logic circuitry

•

TV type remote controls

•

Lighting control(highways etc)

•

Level indication

•

Relays and counting systems

•

Switches and light beam sensors

XI. CONCLUSION
The phototransistor symbol and phototransistor
circuits are widely used for many applications within the
electronics industry. Although the phototransistor
symbol may change slightly from one author to another
the basic concept is the same. Of the circuit
configurations used, possible the common emitter
format is the most common, although both forms of
phototransistor circuit will be seen.

Fig. 9 : Amplifier circuit for photo transistor
IX. ADVANTAGES AND DISADVANTAGES
A. Advantages:•
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Abstract - This paper ‘Stationary process’ deals with the fundamental basic concepts of stationary process. After defining the
stationary process, which was considered as a time constant parameter, we gave the different properties of correlations and power
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I.

able to show whether of not these statistical properties
hold true for the entire random process.

INTRODUCTION

A stationary process is a stochastic process whose
joint probability distribution does not change when
shifted in time or space. As a result, parameters such as
the mean and variance, if they exist, also do not change
over time or position. Stationarity is used as a tool in
time series analysis, where the raw data are often
transformed to become stationary [2].

III. DISTRIBUTION AND DENSITY FUNCTIONS
The probability distribution function is a simply
tool used to identify the probability that our observed
random variable will be less than or equal to a given
number [3]. More precisely, let X be our random
variable, a nd let x be our given value; from this we can
define the distribution function as
FX(x)=Pr[X≤x]
This same idea can be applied to instances
where we have multiple random variables as well.
There may be situations where we want to look at the
probability of event X and Y both occurring. For
example, below is an example of a second-order joint
distribution function.

Fig. 1: Stationary Process
For example: Economic data are often seasonal
and/or dependent on the price level. Processes are
described as trend stationary if they are a linear
combination of a stationary process and one or more
processes exhibiting a trend. Transforming these data to
leave a stationary data set for analysis is referred to as
de-trending.

FX(x)=Pr[X≤x]
the probability density function (pdf). We define the pdf
as
fx(x)=d/dx(Fx(x))
fx(x).dx=Pr[x<X≤x+dx]

II. STATIONARY PROCESS

this reveals some of the physical significance of the
density function. This equation tells us the probability
that our random variable falls within a given interval can
be approximated by fx(x) dx.

It is a random process where all of its statistical
properties do not vary with time. Processes whose
statistical properties do change are referred to as
nonstationary [4, 5]. Random processes are composed of
random variables, each at its own unique point in time
[1]. Because of this, random processes have all the
properties of random variables, such as mean,
correlation, variances, etc.. When dealing with groups of
signals or sequences it will be important for us to be

IV. TPYES OF STATIONARY PROCESS
•

First-Order Stationary process

•

Second-Order
Process

•

Wide-Sense Stationary Process

and

Strict-Sense

Stationary
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Rxx (t) = E[X (t+T
T)]
= Rxx (T)

Stationarity iss used as a toool in time seeries analysis,
where the raw
w data are oft
ften transformeed to become
stationary.

C. Wid
de-SenseStationnaryProcess

A. First-Ord
der Stationary Process
P

In order
o
to be WS
SS a random prrocess only neeeds to
meet thee following twoo requirementss.

A stationnary process is classified as first-order
stationary if itts first-order probability
p
dennsity function
remains equal regardless of any shift inn time to its
present a givenn value at time
time origin. Iff we let Xt1 rep
t1 , then we define
d
a first-o
order stationarry as one that
satisfies the foollowing equatiion:

1. X = E[x[n]] =consttant
2. E[X (t+T) =Rxx (T))

fx (Xt1) = fx (Xt1+ T)
The physicaal significancee of this e quuation is that
our
densityy function,
fx (Xt1) , is completely
independent of
o t1 and thus any time shiftt, T. The most
important resu
ult of this stattement, and th
he identifying
characteristic of
o any first-ord
der stationary process,
p
is the
fact that the mean
m
is a constaant, independennt of any time
shift. Below we
w show the ressult for a rando
om process, X,
that is a discreete-time signal,, x[n].

Fig. 2 : Wide--Sense Stationaary Process
Notte that a seccond-order (o
or SSS) statiionary
process will always bee WSS; howevver, the reverse will
not alwaays hold true. When dealin
ng with two raandom
processees X (t) and Y (t), we say that
t
they are jointly
wide-sen
nse stationary if
i each processs is stationary in the
wide-sen
nse and Power Spectral Denssity (PSD).

X = mx [nn]
= E [x[[n]]
= constant (independdent of n)
B. Second-O
Order and Strict-Sense Stationnary Process

Rxy (t + τ, t) = E[X
X (t + τ) Y (t)] = Rxy (τ)

A stationary process iss classified as second-order
stationary if its second--order probabbility density
hift applied to
function does not vary oveer any time sh
both values. Inn other words,, for values Xt1 and Xt2 then
we will have thhe following be
b equal for an arbitrary time
shift T [6].
fx (Xt1
T
t ) = fx (Xt1 + T)
From this equation wee see that the absolute time
does not affeect our functiions, rather it only really
depends on the time diffference between the two
variables. Loooked at anotheer way, this eqquation can be
described as

•

Connsidered as thhe average pow
wer of the raandom
proccess.

•

Deffined only for W
WSS processess.

•

Thee PSD is the
t
Fourier transform off the
auto
ocorrelation function: Rx (T)
( – Sx (f).

•

Thee expected pow
wer in x (t) iss the integral of its
PSD
D:
E[x2 (t)] = integrall. Sx (f).df.

D. Trennd Stationary
A tiime series thaat is stationary around a
determinnistic trend is ccalled a trend stationary
process. The followinng is an AR (autoregressivve
with lag depth or orderr 1) with a deteerministic lineaar
trend terrm

P[X (t
( 1) ≤x1] = Pr[X
X (t1+T) ≤x1]
These staationary processses are often referred to as
Strict Sense Stationary (S
SSS). When all
a
of the
distribution functions
f
of th
he process arre unchanged
regardless off the time shhift applied to
o them. For a
second-order stationary
s
proccess, we need to look at the
autocorrelationn function too see its mo
ost important
property. Sincce we have
already
stated
that a
second-order stationary proocess depends only on the
time difference, then all of th
hese types of processes
p
have
the following property:
p

Yt = θYt-1 + δ + γt + gt
Where |θ|<1 iss the movinng average (MA)
represenntation of this oon past error terms
Yt = θtY0 + μ0 + μ1t + gt + θεt-1 + θ2gt-2 + θ3gt-3 + …..
…
E (Yt) = θtY0 + μ0 + μ1t → μ0 + μ1t as
a t→∞
this hass a finite, uncchanging variaance. Howeverr, the
deviation
n from
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Yt = Yt – E [Yt] = Yt – μ0 – μ1t

and variance are constant across time, and
the
covariance just depends on the distance across time

is stationary and hence Yt is called a trend stationary
process.

A stochastic process X (t) is WSS. If it’s mean is
constant
E[X (t)] = μ
its autocorrelation depends only on τ = t1 – t2 Rxx (t1, t2)
= E[X (t1).X∗ (t2)]
E[X (t+τ) X∗ (t)] = Rxx (τ)
Note that Rxx (−τ) = Rxx (τ) and
Rxx (0) = E [|X (t) |2]
Example: We found that the random telegraph signal
has the autocorrelation function
Rxx (τ) = e−c|τ|
we can use the autocorrelation function to find the
second moment of linear combinations such as

Fig. 3 : Trend Stationary
Thus the shocks to the process are transitory and the
process is ‘mean reverting’, with the mean μ0 + μ1t being
the ‘attractor’.

Y (t) = a X (t) +b X (t – t0)
Ryy (0) = E [Y2(t)] = E [(a X (t) +b X (t – t0))]
= a2E[X2(t)] +2abE[X (t) X (t – t0)] +b2E[X2(t – t0)]

V. STATIONARY ERGODIC PROCESS

= a2Rxx (0) +2abRxx (t0) +b2 Rxx (0)

In probability theory, stationary ergodic process is a
stochastic process which exhibits both stationarity and
ergodicity. This implies that the random process will not
change its statistical properties with time and that its
statistical properties (such as the theoretical mean and
variance of the process) can be deduced from a single,
sufficiently long sample (realization) of the process.
An ergodic process is one which conforms to the
ergodic theorem. The theorem allows the time average
of a conforming process to equal the ensemble average
[3, 1]. In practice this means that statistical sampling can
be performed at one instant across a group of identical
processes or sampled over time on a single process with
no change in the measured result.

= (a2 +b2) Rxx (0) +2abRxx (t0)
= (a2 +b2) Rxx (0) +2abe−ct0
We can also compute the autocorrelation Ryy (τ) for
τ = 0.
Ryy (τ) = E[Y (t+τ) Y∗ (t)]
= E [(a X (t+τ) +b X (t+τ – t0)) (a X (t) + b X (t – t0))]
= a2E[X (t+τ) X (t)] + a*b E[X (t+τ) X (t – t0)] + ab
E[X

(t+τ – t0) X (t)] + b2 E[X (t+τ – t0) X (t – t0)]

= a2Rxx (τ) + ab Rxx (τ +t0) + abRxx (τ – t0) + b2Rxx (τ)
= (a2 +b2) Rxx (τ) + ab Rxx (τ +t0) + ab Rxx (τ – t0)

A. Stationary Stochastic Process
A stochastic process is stationary if for every
collection of time indices 1 ≤ t1 < …< tm the joint
distribution of (xt1, …, xtm) is the same as that of (xt1+h,
… xtm +h) for h ≥ 1. Thus, stationarity implies that the
xt’s are identically distributed and that the nature of any
correlation between adjacent terms is the same across all
periods

VI. CYCLOSTATIONARY PROCESS
A cyclostationary process is a signal having
statistical properties that vary cyclically with time. A
cyclostationary process can be viewed as multiple
interleaved stationary processes. For example, the
maximum daily temperature in New York City can be
modeled as a cyclostationary process: the maximum
temperature on July 21 is statistically different from the
temperature on December 20; however, it is a
reasonable approximation that the temperature on
December 20 of different years has identical statistics.
Thus, we can view the random process composed of
daily maximum temperatures as 365 interleaved

B. Covariance Stationary Process
A stochastic process is covariance stationary if E
(xt) is constant, Var (xt) is constant and for any t, h ≥ 1,
Cov (xt, xt+h) depends only on h and not on t. Thus, this
weaker form of stationarity requires only that the mean

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

31

Stationary Process

stationary processes, each of which takes on a new value
once per year.

VII. EXAMPLES OF STATIONARY PROCESSES
•

White noise is stationary.

A. Definition

•

Discrete-time stationary process where the sample
space is also discrete (so that the random variable
may take

•

One of N possible values) is a Bernoulli scheme.

•

Other examples of a discrete-time stationary
process with continuous sample space include
autoregressive and moving average processes
which are both subsets of the autoregressive
moving average model.

•

Strong Sense White Noise: A process et is strong
sense white noise if et is iid with mean 0 and finite
variance σ2.

•

Weak Sense (or second order or wide sense) White
Noise: Et is second order stationary with E (et) = 0
and

There are two differing approaches to the treatment
of cyclostationary processes. The probabilistic approach
is to view measurements as an instance of a stochastic
process. As an alternative, the deterministic approach is
to view the measurements as a single time series, from
which a probability distribution can be defined as the
fraction of time that events occurs over the lifetime of
the time series. In approaches, the process or time series
is said to be cyclostationary if its associated probability
distributions vary periodically with time. However, in
the deterministic time-series approach, there is an
alternative but equivalent definition: A time series that
contains no additive finite-strength sine-wave
components is said to exhibit cyclostationarity if there
exists some nonlinear transformation of the signal that
produces positive-strength additive sine wave
components [5].

Cov (et, es) = {σ2s=t
= {σ s = t

B. Wide-sense cyclostationarity process

in this course: et denotes white noise; σ2 de-notes
variance of et. Use subscripts for variances of other
things.

An important special case of cyclostationary signals
are those which
exhibit
cyclostationarity
in
second-order
statistics (e.g., the auto correlation
function). These
are
called
wide-sense
cyclostationary signals, and are analogous to wide-sense
stationary processes. The exact definition differs
depending on whether the signal is treated as a
stochastic process or as a deterministic time series.
For a stochastic process x (t), we define the
autocorrelation function as

VIII. CONCLUSION
The ‘Stationary process’ in this paper, we have
covered the fundamental basic concepts of stationary
process. After defining the stationary process, which
was considered as a time constant parameter, we gave
the different properties of correlations and power
spectral densities. We presented the different type of
stationary processes like wide and joint wide-sense
stationary process, Strict-Sense Stationary Process,
Cyclostationary process etc.

The signal x (t) is said to be wide-sense cyclostationary
with period T0 if Rx (t, τ) is cyclic in t with cycle T0, i.e.,
Rx (t; τ) =Rx (t+T0; τ) for all t, τ. For a deterministic time
series x (t), we define the cyclic autocorrelation function
as
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I.

INTRODUCTION
II. STRUCTURE OF MTJ

With the evolution of supercomputers to handle
complex computing tasks there is a requirement of a
universal memory [1], as traditional memory
technologies like SRAM, DRAM & Flash cannot serve
the same purpose due to various limitations like low
density in SRAM, Volatility of data in DRAM and Low
operation speed & less endurance of Flash [2]&[3]. To
serve this purpose and to overcome the limitations in the
traditional memory technologies nowadays Spin Torque
Transfer Random Access Memory (STT-RAM) is
gaining popularity as a future universal memory. STTRAM promises to provide key features of a universal
memory [4] like high density, low cost, high speed, low
operation & storage power requirements, random
accessibility, non-volatility and unlimited endurance, a
memory technology which can handle all the computing
requirements of a device. In this paper spin transfer
torque random access memory (STT-RAM) has been
analyzed and some of its key properties have been
discussed.

The MTJ offers a low resistance when the two
layers (Free layer and Reference layer) are magnetised
in the same direction, called the “parallel state” and it
offers a High resistance when the direction of
magnetisation of both the layers is opposite, called the
“antiparallel state”, Fig. 1 shows the two states of a
MTJ. MRAM bit cell is formed by adding a read
transistor (NMOS transistor) in series with the MTJ
(Fig.2), the connections to the bit cells are named as bitline (BL), Source-line (SL) and word-line (WL). The
data is read as ‘1’ if the MTJ offers a low resistance and
a ‘0’ if the MTJ offers a high resistance or vice versa for
negative logic.

A

The basic storage element (Fig. 1) which is used for
storage in a magnetic random access memory (MRAM)
is a magnetic tunnel junction (MTJ). The basic structure
of a MTJ consists of an insulating layer called “tunnel
barrier” inserted between two ferromagnetic layers the
“free layer” and the “reference layer”. The
magnetisation direction of the reference or the fixed
layer remains unchanged and the data is stored by
switching the magnetisation direction of the free layer.

A

Free Layer

Free Layer

Tunnel Barrier

Tunnel Barrier

Reference Layer

Reference Layer

B
(a)

B
(b)

Fig. 1: MTJ states (a) Antiparallel (high resistance) (b)
Parallel (Low Resistance).

The paper starts with defining the Structure of MTJ,
explains its writing Techniques, continues with the
properties of STT-MTJ, compares it with existing
technologies and concludes with the Directions for
future research.

The basic structure of MTJ is formed by an
insulating tunnel barrier sandwiched between two
ferromagnetic electrodes (the free layer and the fixed

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

33

STT-RAM: A Universal Memory

reference layer). The free layer electrode is usually
made up of metals such as Fe, Co & Ni and their allows
: FeCo & CoFeB, but the use of half metal electrodes
such as Fe2O4 can improve the performance of MTJ to a
great extent [5]. The fixed layer is antiferromagnetically
coupled with the pinned layer through Ru layer to form
a SAF (Synthetic Anti Ferro magnet), the pinned layer is
further coupled with a antiferromagnetic pinning layer
as shown in Fig. 3. The relative thickness of the fixed
and pinned layer is varied to adjust the characteristic
Hysteresis loop of MTJ.

III. WRITING TECHNIQUES
A. FIMS (Field Induced Magnetic Switching)
In the first generation of MTJ’s the data is written
(free layer is toggled) using externally applied magnetic
field which is produced using two on chip metal lines
‘x’ & ‘y’ as shown in Fig. 4. The data is written on to bit
cell by driving a strong electric current through both ‘x’
& ‘y, producing a threshold field at the cross point of
the lines ‘x’ & ‘y’. All the other neighbouring bit cells
are exposed to little more than half the threshold field,
which can cause an unwanted overwrite in the
neighbouring bit cells. This phenomenon is known as
the “half select” problem, the most encountered in FIMS
technique.
To take care of the “half select” problem, the bit
cell must be at a proper distance and the threshold must
be high so that any external disturbance is unable to
change the bit cell, but increasing the distance and the
threshold will lead to decrease in density and increase in
power requirements of the final product.

Fig.2 : (a) MRAM bit cell (b) Equivalent schematic.

B. TAS (Thermally Assisted Switching)

The magnoresistive properties of the MTJ depends
greatly upon the type of tunnel barrier used in it, for
these type of devices several type of tunnel barriers have
been studied extensively: AlOx, TiOx, HfOx & ZrO and
more recently MgO [6]. This structure is encapsulated
between two low resistance contact electrodes on top
and bottom.

The first candidate of the second generation MTJ
works on the concept of “Blocking temperature (Tb)”.
While in the idle state or while reading, the MTJ
remains below Tb and while writing the temperature is
raised above Tb. The material is selected such that the
free layer is more stable below Tb and can be easily
changed above it. The device can be heated by driving a
small current through a unique bit cell transistor in few
nanoseconds. The device is engineered such that Tb lies
just above the normal operating temperature of the
device so that the time required to heat and cool the
device is very small. This removes the problem of
scalability & selectivity which was there in FIMS
MTJ’s, as now the cells can be relatively closer and the
cells which are heated above Tb (using a unique
transistor) can only be changed.
TAS can be used with the FIMS writing technique
with single field line. Fig. 5 shows a TAS MTJ.

Fig. 3 : MTJ Stack for MRAM.
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Fig. 4 : Field induced magnetically switched MTJ
C. STT (Spin Torque Transfer)
In 1998 it was experimentally shown that high
density of spin polarised current can force the
ferromagnetic layer to align in a particular direction [7].
STT switching mechanism uses both the preservation of
spin direction during electron transit across the spacer
and the conservation of angular momentum. The current
is spin polarised by adding a polarising layer as shown
in Fig.4 or by the reference layer itself. The STT-MTJ
has a Critical Switching Current (Ic), when Ic is applied
on MTJ for a particular time period the current density
in a MTJ reaches the Critical Current Density (Jc) and
the MTJ switches it’s state. The switching to Parallel or
Anti-parallel state depends upon the direction of current
applied. While reading the data from MTJ, current lower
than IC is applied.
The STT MTJ has two advantages over other
writing schemes; the first advantage is that STT
switching eliminates the need for additional write lines,
thereby simplifying the circuitry used to control the
device. The second advantage is that STT switching is
dependent on the current density [8]. A STT-MTJ is
shown in Fig. 6.

Fig. 6 : Spin torque transfer MTJ
IV. PROPERTIES OF STT MTJ
A. TMR (Tunnel Magneto resistance Ratio) and its
bias dependence
The MTJs exhibits a high difference in parallel and
antiparallel resistances represented as RP & RAP
respectively. This difference is due to the coherent
tunnelling [9]. The ratio between the two resistance
values is named Tunnel Magneto resistance Ratio
(TMR) and defined in Eq. (4.1). Recent research into
spin-dependent tunnelling in transition-metal-based
MTJs has resulted in TMRs that have surpassed 500% at
room temperature [6].
4.1

One of the properties of a MTJ is that this ratio
changes with the bias voltage (ν) on the MTJ. Increasing
the bias causes a sharp decrease in RP which is also
asymmetric for the positive and negative bias voltages;
in antiparallel state the resistance RAP remains almost
unchanged with the bias voltage. Fig. 7 shows the
change in resistances with respect to bias voltages.
Many mechanisms were proposed to mathematically
prove this dependence but no model was able to reveal
all the parameters which can give the relation between
the TMR and the voltage bias.

Fig. 5 : Thermally Assisted Switching

For modelling and simulation of MTJs the TMR is
often estimated using a function. One such estimation
based on a Gaussian function (Eq. 4.2) is used in [8]
0

0

0

/2
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The MTJ’s resistance varies with applied current
forming a Hysteresis loop (Fig. 9). Whenever the device
surpasses the Critical Switching current it changes its
state from Parallel to Antiparallel and when the current
is decreased to its negative Critical value, it again
changes its state from Antiparallel to Parallel.

Where A0, R0, V0 & W0 are the fitting parameters
having different values for parallel and antiparallel
states.
In [7] a Lorentz function (Eq. 4.3) based estimation
is used to fit the relation between Resistance (R) and the
Current (I), where y0, A, w & xc are the fitting
parameters.
0

2

4.3

4

The dependence of Magnetoresistance on the bias
voltage (ν) is modelled as a empirical relationship in
[10] & [11] which is given by
4.4

1

Here TMR0 is the TMR at zero bias voltage and Vh is
the bias voltage at which the TMR drops to half of its
maximum value that is 0.5*TMR0.

Fig. 7 : The bias dependence of the resistance of a MTJ
in Antiparallel state (upper curve) and in Parallel state
(lower curve).

B. Critical switching current (IC)
V. COMPARISON WITH EXISTING
TECHNOLOGIES

This is the most important property of the MTJ as
current density decides in which state (parallel or
antiparallel) the MTJ will remain.

The three most common memory technologies
which are in market today are SRAM, DRAM & Flash,
but these memory technologies are increasingly
constrained by fundamental technology limitations
[2]&[3]. Table 1 shows the comparison of STT-RAM
with these traditional technologies. STT-RAM promises
to be a better replacement for on chip cache memory,
traditionally made from SRAM cells. Today on chip
SRAM consumes almost 75% of the total chip area.
STT-RAM has zero data retention current and relative
speed. Nowadays the STT cell is smaller than that of a
SRAM bit cell which also makes it an attractive
technology.

The critical current density can be calculated using
the equation (Eq. 4.5) given in [12].
1 2

2

4.5

Where η is the spin torque efficiency, α is the
Gilbert damping parameter, e is the charge on electron,
ħ is the reduced Planck constant, MS is the saturation
magnetisation for free layer, Meff is the effective
magnetisation & t is the thickness of the free layer.
The critical switching current (IC) is defined as a
function of switching time (τ) and operating temperature
(T), as shown in Eq.4.6 [13].
1

As the research continues the STT-RAM cell is
further going to reduce to almost the same cell size as
that of a DRAM cell [14]. The DRAM has to
continuously refresh the data due to the leakage current
and has a problem of destructive reads. The data is
removed on reading and has to be written again after a
read cycle. The STT-RAM can remove these problems
with high operation speed and non-volatility.

4.6

Where τ0 is the inverse of write attempt frequency,
k is the Boltzmann constant, E is barrier height and IC0
critical current at zero Kelvin.
This equation holds good when critical current is
plotted against the pulse width required to switch the
MTJ as shown in Fig.8. The switching current increases
when the pulse width is decreased, below 10 ns of pulse
width the switching current decreases rapidly. In Fig. 8
experimental data is shown as solid circles and the
theoretical equation as dotted lines.
C. I-R Hysteresis curve
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modelling and simulation the parameters on which the
characteristics of a MTJ depends needs to be deeply
studied. The relation on which the TMR depends upon
the voltage bias, temperature and other parameters needs
to be revealed.
TABLE 1
Comparison of STT-RAM with Existing Memory
Technologies

Fig. 8 : Switching currents on different pulse widths.

Fig. 9 : I-R Hysteresis curve of MTJ
The Nand Flash is popular today for mobile
applications and as secondary memory because of its
reliability over traditional HDDs. However, one wellknown limitation of Nand Flash memory is the “erase
before write” requirement. It cannot update data by
directly overwriting, for even a smallest data update a
complete block called the “erase unit” has to be erased.
The write endurance of a Nand Flash is also limited so
the STT-RAM can be a better replacement of Nand
Flash as its random read & write accessibility. Moreover
it offers almost unlimited write endurance and lower
fabrication cost. In STT-RAM, only 2 to 3 additional
masks are required to integrate with the existing CMOS
technology as compared to 5-6 additional masks
required in case of Nand Flash memory technology.

Feature

SRAM

DRAM

Flash

STTRAM

Non-volatile

No

No

Yes

Yes

Destructive
Reads

No

Yes

No

No

Speed

Very
High

High

Low

High

Density

Low

High

Very
High

High

Power
consumption
(Read / write)

Low

Medium

Low for
read;
Very
high for
Writing

Low for
read;
High
for
Writing

Write
Endurance

High

High

Low

High

Data Refresh
required

No

Yes

No

No

VII. CONCLUSION
This paper has analyzed STT RAM Technology and
compares it with the traditional memory technologies.
Significant features are highlighted in the paper, which
are not offered by the current memory technologies
(SRAM, DRAM, Flash). Although it can be the best
candidate for future universal memories but a great
research effort is required to remove its limitations and
so as to compete with the existing technologies.
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Abstract - With the increase of bandwidth demands with lower power consumption, broadband fibre access technologies such as
P2P(point to point), PON (passive optical network) and AON (active optical network), come to the forefront of research field. In
this paper, describe the analysis of different optical access networks and power ignoring and power saving method of the best optical
access network such as PON.
Keywords - Access Network, P2P, PON, AON, Power ignoring, power saving ,sleep mode, ALR control

I.

terminates at a central office in an OLT(optical line
terminal ) , which requires electrical power. Between the
OLT and the ONU may be one or two stages of passive
splitters which split the connection to multiple end
points. The signal generated at core network need to be
send towards requested ONU [3].

INTRODUCTION

Recently, there has been a emerging concern to
lower energy consumption in many spheres and of
which communication networks is a part [1]. Due to the
vast expansion of triple play rollouts (voice, video and
data) applications of telecommunication (such as video
on demand, e learning, interactive games, IPTV, HDTV
etc), will need a guaranteed bandwidth of more than 100
mbps. So, according to these parameters, in future,
network service providers will have to deploy optical
access network or FTTH (fibre to the home).

PONs can be categorized into current generation
and next generation PONs . TDM-PONs, asynchronous
transfer mode PONs(A-PON), broadband PON, gigabit
capable PON(G-PON) and Ethernet PON (E-PON) are
considered to be the current generations of PONs. The
next generation PONs are sub categorized into short
term and long term future generation PONs : 10GEPON, XG-PON1 AND XG-PON2 as short term term
future generation PONs, while WDM-PON and hybrid
WDM/TDM –PONs are long term future generation
PONs. A comparison between different PONS, P2P and
AON is shown in table 1.

FTTH networks can be classified as either PON
(passive optical network) or AON (active optical
network), depending on the use of passive or active
devices. However, According to topological structures,
we can classify FTTH networks as either point to
point(P2P) or point to multipoint networks [2].
In this paper, we analyze and compare the optical
networks and focus on power consumption in different
optical access networks and describe the power ignoring
and some power saving methods of PON networks.

2.2 Point to point network (P2P)

II. OPTICAL ACCESS NETWORKS

All ONUs are directly connected to OLTs, in a P2P
network i.e. remote node does not exist between them.
For every N users there are N fibre lines and 2N
transceivers, so this system is very costly.[4]

2.1 Passive Optical networks (PON)

2.3 Active Optical Network (AON)

PON is a shared medium in which a fibre is
passively split into many end user connections. The term
passive refers only to the optical splitter, which work
independently of external electrical power. Each end
user has an ONU (optical network unit) while the fibre

AON requires only one fibre but it uses electrically
powered equipment at remote node such as switch or
router, so it consume more energy.[4]
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Fig. 1: (a) P2P (b) PON (c) AON network
.
Table1: Comparison of different PONs
TDM-PONS
Current generation PONs

Short term future Generation
PONs

Long term
Future
generation
PON

A-PON

B-PON

E-PON

G-PON

10GEPON

XGPON1

XGPON2

WDM-PON

Standard

ITUG.983.1

ITUG.983.x

IEEE
802.3ah

ITU-T
G.984.x

IEEE
802.3av

FSAN

FSAN

No standard

Framing

ATM

ATM

Eternet

GEM

Eternet

GEM

GEM

Protocol
independent

155
Mbps(↓↑)

622 Mbps

1.25
Gbps

2.5Gbps

10Gbps

10Gbps
2.5Gbps

10Gbps

1-10 Gbps per
channel

User per PON

16-32

16-32

16-32

32-64

≥64

≥64

≥64

16-32

Bandwidth
per user

10-20
Mbps

20-40
Mbps

30-60
Mbps

40-80 Mbps

≥100
Mbps

≥100
Mbps

≥100
Mbps

1-10 Gbps

Scrambled
NRZ

Scrambled
NRZ

8b10b

Scrambled
NRZ

64b66b

Scramble
d
NRZ

64b66b

RF/IP

RF/IP

RF/IP

RF/IP

RF/IP

RF/IP

RF/IP

Medium

Low

Low

Low

Low

Low

Low

Very Low

Low

Low

Low

Medium

High

High

High

Very High

Maximum
Bandwidth

Line Cabling

Video
Power
Consumption
Cost

.
III. MODELLING OF THE NETWORK

consumed by the different access option can be
compared. Particular equipment selected may not be the
best in its class, but our data is representative of the few
items of equipment for which manufactures openly
publish power consumption data. This analysis does not
include power consumption by home networking
equipment [5].

The basic IP network , as used by Internet Service
Providers(ISPs), can be logically divided into three main
layer : the access network, the metropolitan and the core
network. The access netnetwork connects each home to
one of the edge nodes. In this section defines some
options for a high speed access and approximate their
energy consumption using published specification of
representative commercial equipment. Thus energy

The power consumption per user Puser
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2

Where,

A= average access rate in Mbps

2

,

Amax=The max access rate achievable by the access
technology
The first and second terms on the right hand side of
(1) include a factor of two to account for additional
overheads such as external power supplies and cooling
requirements [6]. Table 2 lists example values of the
parameters for each access technology. In the following
we explain the details of the parameters for each access
technology.

PTU = Power consumed by terminal unit at the central
office
PCPE= Power
equipment

consumed

by

customer

premises

PRN= Power consumed by remote node
MRN= No. of users that share a remote node

.

MTU=No. of users that share a terminal unit
Table 2 : Example values for the variable in equation 1 and calculated Power consumption per user
PTU

MTU

PRN

MRN

PCPE

Amax

Puser

P2P [5]

466W

72 Gbps/A

0

N/A

4W

1Gbps

17

AON

200W

4 Gbps/A

85W

32

7W

2 Gbps

112

EPON[13]

40W

5 Gbps/A

0

N/A

10W

1 Gbps

26

GPON[14]

60W

12 Gbps/A

0

N/A

7W

1 Gbps

17

Hybrid WDM/TDM
PON[15]

<40W

4 Gbps/A

0

N/A

6W

1 Gbps

15.75

.
IV. POWER IGNORING METHOD OF PON

V. POWER SAVING METHOD OF PON

In traditional ONUs, power saving mechanism is
neglected. ONUs are always in awake mode and
consume energy. The OLT allocates upstream time slots
to each ONU in order to avoid that multiple ONUs
transmit uplink simultaneously. The GATE carries the
message upstream bandwidth information such as the
start time and the length of granted transmission
window in it. The OLT polls each ONU by sending
them GATE message and ONUs transmits traffic within
the assigned upstream time slots after receiving the
GATE message. fixed allocation scheme or Dynamic
Bandwidth Allocation (DBA) scheme distributes the
upstream bandwidth. In the downstream, traffic is
broadcast to all ONUs. ONUs are active all the time to
listen to the OLT, receive packets if the destination
identification is matched, and maintain synchronization.
Idle states occurs during both upstream and downstream
transmission. The period that an ONU waits to be polled
and the time spent in checking all downstream packets
waste energy [7].

5.1 Power saving by changes in ONU architecture
In current TDM-PONs, OLT physically broadcasts
downstream traffic to all ONUs that remain active even
if they are not the destination of any data. Fig. 2 shows
the potential energy savings if the ONUs stay active
only in the receiving time slots (i.e., when data are
destined to them) (shaded) and switch to sleep mode in
empty time slots (white). Significant reduction in energy
consumption can be achieved, by exploiting the
statistical multiplexing property of the downstream
traffic. To enable sleep mode TDM-PON, an ONU need
to be active from the sleep mode and regain
synchronization with the network. Fig.3 illustrates the
necessary phases for an ONU to active: the ONU must
recover the OLT clock (Trecovery) and regain
synchronization with the network (Tsync.). This builds
an overhead, Toverhead = Trecovery + Tsync., after
which the ONU can listen to the bandwidth allocation
and send or receive data again. The synchronization
time, Tsync., depends on the framing and the MAC
protocol used [1].
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detect the arrival of downstream frams during the slep
period, and it decreases the quality of service(QoS). The
dozing method can always detect the downstream
frames as the ONU receiver is active even during the
sleep period. However, its power saving performance is
comparatively low. So the cyclic sleep method is best
among of them.
Figure 4 shows the cyclic sleep-mode message
sequence between the OLT and ONUs [10]. The energy
saving mechanism in the sleep mode is designed for
ONU. The OLT sends a broadband Request message
with sleep time to ONUs. In the first time, the sleep time
T is set to be a initial value Tmin. Upon receiving the
Request message, the ONU sends an ACK message
back to the OLT and goes to the sleep mode. The ONU
will cut off power for all functions except for power for
monitoring and controlling an external input. After
completion of the desired sleep time Ts, the sleeping
ONU enters the active mode and sends a Confirmation
message to the OLT to check for the existence of
downstream traffic for itself. Upon receiving the
Confirmation message from ONU, the OLT forwards
the packets buffered during the desired sleep time Ts to
the ONU. After packets transfer is completed, if there is
no downstream traffic for the ONU, the OLT sends a
Request message with the desired sleep time Ts to the
ONU again. Otherwise, the OLT send another Request
message with the desired sleep time Ts equal to zero in
order to maintain the ONU active and forward the
downstream frames.

Fig. 2: In energy saving TDM-PON, ONU switch to
sleep mode in empty slots [1]

Fig. 3 : Illustration of the wake-up process of an ONU
waking up from sleep [1]
In [1], Described the current ONU architecture with
continues mode clock and data recovery (CM-CDR)
circuit , which use to recover OLT clock when it wakes
up from the sleep mode.
In that paper , They proposed burst mode CDR
(BM-CDR) and sleep control circuit at the place of
CM-CDR circuit. The BM-CDR circuit uses a local
oscillator
(LO)
to
maintain
relative
clock
synchronization with the OLT clock during sleep mode.
So recovery time is less and power consumption is also
less by the ONU.
5.2 Power Saving by particular power saving method
In ITU-T, Four types of power saving mechanism
of ONU in the PON systems are discussed. They are
power shedding, deep sleep, cyclic sleep (fast sleep),
and doze mode. Power shedding involve Transceivers
on always , in power ignoring method. Deep sleep and
cyclic sleep both involve powering off the ONU
transceiver. The cyclic sleep state can be seen as
consisting of controlled transitions between transceiver
on and off periods. Doze mode involves powering off
the transmitter (Tx) part of the transceiver while leaving
the receiver (Rx) block operational at all times.[8]

Fig. 4: Sleep-mode operation sequence between an
ONU and OLT [10]

Some drawbacks are describe of deep sleep and
dozing mechanism in [8]. The deep sleep mechanism
can save the much power since it makes most of
functions sleep. However, the deep sleep method cannot

Simultaneously, the Request message acknowledges the
Confirmation message. But a sleeping ONU can wakeup at any time if upstream traffic is waiting for
transmission.
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the hybrid mechanism (sleep mode and ALR control) of
power saving method is best. We propose the PON
network with this hybrid mechanism and BM-CDR
based ONU. It means two power saving methods are
combine to get more power saving.

5.3 Power saving by link rate control
Depending on the presence or absence of traffic ,the
sleep control function switches the ONU mode, i.e.,
active or sleep. In [11], Author proposed an adaptive
link rate (ALR) control function for Ethernet links. The
ALR control function reduces overall power
consumption by varying the link rate to match the
quantity of traffic.
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Abstract - The Xilinx Spartan family provides the ability to perform partial reconfiguration. This paper concentrates on
how to calculate weighted histogram that can be used in tracking a moving object in EDK and Spartan 6 IVK board.
This flow can be considered to be a part of a general methodology to implement for tracking a moving object.
Keywords - Xilinx,EDK,XPS, histogram, pixel values.tracking, real time video.
I.

implement a complete digital system on a single FPGA
using hardware/ software design methods. Now every
time we track an object, the algorithm we applied needs
to be improved or changed or another algorithm added
with it to get a better tracking system. Thus certain
system components can be replaced while the remaining
unaffected parts can remain fully operational. A
developer could use one chip for different tasks and
switch between them during runtime. The Xilinx
Spartan family provides for this partial reconfigurability.

INTRODUCTION

Visual Object tracking is an important topic in
multimedia technologies. The aim of an object tracker is
to generate the trajectory of an over time by locating its
position in every frame of the video. The efficient
tracking of visual features in complex environment is a
challenging task. Real time applications such as
surveillance and monitoring [1], perceptual user
interfaces [1], smart rooms [1] and video
compression[1] all require the ability to track moving
objects. Tracking algorithms can be classified into two
major groups, namely state-space approach and kernel
based approach. State-space approaches are based
largely on probability, stochastic processes and
estimation theory, which, when combined with systems
theory and combinatorial optimization, lead to a
plethora of approaches, such as Kalman filter, Extended
Kalman Filter (EKF) [2], Unscented Kalman Filter
(UKF) [1], Particle Filter (PF) [1]. The ability to recover
from lost tracks makes State space approach one of the
most used tracking algorithms.

This project aims at designing a real time video
capture and tracking an object on Spartan 6 Industrial
Video Processing Kit( Spartan 6 LX150T FPGA). This
paper focuses on how we have developed the histogram
for the real time video involving the target and the
candidate object.
This paper is divided into 2 sections. The first
section describes the histogram calculation that is used
for tracking and the second section describes the
hardware implementation of it in Spartan 6 LX150T.

Mean Shift algorithm has recently gained
significant attention as an efficient and robust method
for visual tracking. A number of attempts have been
made to achieve robust, high performance target
tracking [8]. But for every algorithm to work well, the
calculation of a weighted histogram is very important.

II. HISTOGRAM CALCULATION
2.1 Target representation
A feature space is first chosen to characterize the
target represented by its pdf ‘q’ in the feature space
centred at a spatial location 0. In the subsequent frame, a
target candidate is defined at a location ‘y’ with pdf
p(y). Thus,

Tracking
objects
also
require
complex
computational processing throughput which seems
challenging in terms of processing as well as cost. An
FPGA can give high efficiency, flexibility, greater
processing ability and can reduce costs with various
verification techniques such as behavioral simulation
and post route simulation. Also, Xilinx Embedded
Development Kit (EDK) tools can make it possible to

From the literature [6] object model pdf is given by
Qu=C∑

| || ||

"

(1)
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Assuming size of the model to be normalized with
kernel radius h=1. Here C is the normalization constant.
| |
C= ∑
(2)

This Flowchart is programmed in C using EDK.
The Input files → *.c, *.h, libc.a, libXil.a, libm.a. The
EDK goes through 4 stages.

Kernel profile k weights contribution by distance to
centroid and ∂ is the Kronecker delta function

•

Pre-processor: Replaces all macros
definitions as defined in the .c or .h files

to Qu only if
(3)

•

Machine-specific
and
language-specific
compiler: Compiles C/C++ code

Target model for target centred at y and yi=1,2..nh are
the pixel locations, Ch is the normalization constant.

•

Assembler: Converts code to machine language
and generates the object file

p(y)=C ∑

•

Linker: Links all the object files using userdefined or default linker script.

,

∂(a) =
b(xi)=u.

|

i.e.

|

| |

(4)

III. EMBEDDED DEVELOPMENT KIT

with

The output file is then obtained as executable.elf.

The Embedded Development Kit is the Xilinx
software suite for designing complete embedded
programmable systems. It enables the integration of
both hardware and software components of an
embedded system. In it Xilinx Platform Studio (XPS) is
a graphical Integrated Design Environment (IDE) that
incorporates all the Embedded System Tools for
seamless creation of hardware and software components
and, optionally, a verification component.

IV. HARDWARE DESCRIPTION

GENLOCK
XSVI

Video Output Clock Domain
720p30”(7Mhz)

3.1. Software Flow Compilation.

DVI –D output

Histogram
calclation
pixel data

V
V
F
F
MPMC
B
B
C
C

The flowchart for the algorithm is shown below

XSVI

vv

XSVI

Video Input Clock Domain 720p30(40 MHz)
Image
Sensor(Camera)

Fig. 2 : Camera Frame Buffer – Video Pipeline
The image sensor video input source enters the
Camera Input PCORE. This PCORE decodes the BT656
codes to generate synchronization signals and formats
the video as an XSVI bus interface. The Video Detect
PCORE does not alter the video, but monitors the
VSYNC and ACTIVE_VIDEO signals to determine the
dimensions of the active video streaming through the
FPGA. It also generates Video DMA compatible bus
interface used to write video data to external memory.
The Video DMA PCOREs, in collaboration with the
Video Frame Buffer Controller (VFBC)
Interfaces on the Multi-Port Memory Controller
(MPMC), perform the actual transfers to/from external
memory. These cores are extremely flexible and are
configured via the MicroBlaze processor. The
GENLOCK port indicates where the first Video DMA
has written the incoming frames. The second Video

Fig. 1: Flowchart for histogram calculation
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DMA reads video
v
frames from
f
memory based on the
GENLOCK information.
i
After that thhe histogram
calculation IP
P gets the pixeel data and taakes the RGB
values, each of
o 8 bit. It takkes the precalcculated kernel
values and finnds out the histtogram of the target and the
candidate moddel.
Since the output frame rate is higher than the input
frame rate, fraames are dupliicated when necessary.
n
The
Video Generrate PCORE,, under conntrol of the
MicroBlaze, generates
g
videeo timing for the output. It
also generatess a Video DM
MA compatible bus interface
used to read viideo data from
m external mem
mory.
The DVII Output PCO
ORE takes an
a XSVI bus
interface as innput and optionally drives thhe pins of the
DVI output interface. Thhese output to
t the FMC
connector willl only be driveen once the FM
MCIMAGEOV
module has prroperly been identified.

Fig. 5: Histogram of a 20 X 10 taarget window of
o
f
1280X7220 frame(2nd frame)

The videeo capture is at
a 1280x720P @ 30Hz and
video playbaack at 1280
0x720P @ 60Hz.
6
These
resolutions aree configured by
b the embeddded processor
(MicroBlaze) and can be modified to support other
resolutions (lim
mited by the im
mage sensor ussed).
V. RESULT
TS

Fig. 6: Histogram of a 20 X 10 taarget window of
o
1280X7220 frame(150th frame)

D
Flow
Fig. 3: XPS Development

w
of
Fig 4: Hisstogram of a 200 X 10 target window
1280X720 fram
me(1 st frame)

Fig. 7: XP
PS Synthesis suummary
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VI. CONCLUSION AND FURTHER WORK
In this paper we have explored the use of variable
kernels to enhance a weighted histogram which can be
used for various tracking and other video processing
algorithms. The main advantage is that a system has
been developed to calculate histogram which is not only
accurate but its computation is very high compared to
other software platforms since in EDK 100% bitstream
is generated
Future work is currently underway to extend out
testbed platform for tracking of objects in real time by
1.

developing new image processing algorithms

2.

complementing our motion-tracking algorithm by
adding further improved calculations.
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Abstract - Wireless technology is one of the main areas of research in the world of communication systems today and a study of
communication systems is incomplete without an understanding of the operation and fabrication of antennas. The main aim of this
paper explain basic introduction of antenna and brief explanation of YAGI-UDA antenna .YAGI-UDA antenna mostly use in
communication field today in mostly communication system use YAGI –UDA antenna.
Keywords - YAGI-UDA

I.

transmission line) into electromagnetic waves (electric
and magnetic fields), or vice versa.

INTRODUCTION

What is an Antenna?

•

An antenna is a device for radiating and receiving
radio waves. The antenna is the transitional structure
between free space and a guiding device.

Types of Antennas

Antennas can be classified in several ways. One
way is the frequency band of operation.
Others
include
physical
structure
and
electrical/electromagnetic design. Most simple, nondirectional antennas are basic dipoles or monopoles.
More complex, directional antennas consist of arrays of
elements, such as dipoles, or use one active and several
passive elements, as in the Yagi antenna. Generally we
explain YAGI-UDA antenna.
•

YAGI –UDA

The Yagi-Uda antenna - invented in 1926 by
Shintaro Uda and Hidetsugu Yagi. The Yagi-Uda
antenna is one of the most popular and widely used
antennas because of its simplicity, low cost, directional
radiation and relatively high gain. From the early stage
of its existence, The Yagi-Uda antenna and its variations
have been used not only for home TV applications but
also for modern wireless communications YAGI-UDA
antennas have been widely used for VHF/UHF
applications ever since they were introduced by Yagi
and Uda The antenna consists of an array of parasitic
elements that include a driven element (fed by the
source), a reflector element and one or more director
elements. The antenna characteristics are governed by
the currents induced in the parasitic elements due to the
fields produced by the driven element.

Fig. 1
The first well-known satisfactory antenna
experiment was conducted by the German physicist
Heinrich Rudolf Hertz (1857-1894)

A Yagi-Uda array, commonly known simply as a
Yagi antenna, its Configuration normally consists of a
number of directors and reflectors that enhance radiation
in one direction when properly arranged on a supporting
structure. Yagi-uda antenna is a directional antenna

Fig. 2
The antenna is actually a transformer that transfers
electrical signals (voltages and current from a
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system consisting of an array of dipoles and additional
closely coupled parasitic elements usually a reflector
and one or more directors

•

−

Element gain

−

Front to back ratio

−

VSWR

−

Impedance

Design considerations

The dimensions of the elements are frequency
dependent.
Here the general rules for length are
Reflector length -0.495*wavelength
Dipole length -0.473*wavelength
Fig. 3 : 3-Element yagi-uda beam antenna

Director length -0.440*wavelength

The yagi antenna's basic design is a "resonant" fed
dipole with one or more parasitic elements. These
parasitic elements are called the "reflector" and the
"director." A dipole will be "resonant" when its
electrical length is 1/2 of the wavelength of the
frequency applied to its feed point. The yagi-uda array
can be summarized by its performance considering in
three parts Reflector Feeder or dipole director the length
and spacing of the reflector do affect the forward gain
but have large effects on the backward gain (F/B ratio)
and input impedance (Zin). Thus they can be used to
control or optimize antenna parameters.

Getting right length is the part of tuning; Spacing
between the elements is the other part. Reflector to
Dipole spacing -0.125*Wavelength

The driven element is typically a λ/2 dipole or
folded dipole and is the only member of the structure
that is directly excited -electrically connected to the feed
line. All the other elements are considered parasitic. The
feeder length and radius has small effects on the forward
gain but a large effect on the backward gain and input
impedance. Its geometry is usually chosen to control the
input impedance that most commonly is made real
(resonant element). The length and spacing of the
directors have large effects on the forward gain,
backward gain ratio and input impedance. They are
considered to be the most critical elements of the array.

Specifications of 3-element Yagi antenna Frequency of
operation: 200MHz

Dipole to Director Spacing -0.125*Wavelength
Design frequency around 200MHz
λ= c/f
λ- Wavelength in meters
c- Velocity of propagation in air (3*10^8m/s) f-Carrier
frequency in MHz

Gain: 7dBi F/B
Ratio: 15dB
VSWR: 1.5:1
A three element Yagi antenna is designed and
simulated.
The design parameters are

YAGI-UDA antenna types-

−

Reflector length

−

Dipole length

−

2 elements YAGI-UDA

−

Director length

−

3 elements YAGI-UDA.

−

Reflector to dipole spacing

−

Director to dipole spacing

−

Radius of the elements the feeding of RF
power to the YAGI antenna is through a
coaxial cable.

Now we discussed 3 elements YAGI-UDA antenna
a three-element Yagi-Uda antenna can be used in many
applications in communication field.
ΙΙ. DESIGN PROCESS OF 3-ELEMENT YAGIUDA ANTENNA

•

The main requirements for the design of 3 element
Yagi antenna are the following

For antenna gain of the order of 7dBi, it is decided
to develop a three element Yagi- Uda array antennas.

Design Specifications
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LR = Reflector length = 0.7425m
LE = Driven element length = 0.7095m
LD = Director Length = 0.66m
S1=Spacing between reflector and driven element=0.2m
S2= Spacing between Director and driven element
=0.2m
ΙΙΙ. SOFTWARE SELECTION FOR
SIMULATION
The software used to model and simulates the YagiUda antenna was 4NEC2. It can be used to calculate and
plot Gain, Front to back ratio, RL (Return Loss), VSWR
(Voltage Standing Wave Ratio), Radiation pattern
(Azimuth and Elevation), Smith chart and various other
parameters.

Fig. 5 : Radiation pattern response
The most popular antenna specification is the front
to back ratio. It is defined as the difference in dB
between the maximum gain or from of the antenna –
usually 0degrees-and a point exactly 180degrees behind
the front. The simulated front to back ratio for 3-element
yagi-uda antenna is 17.78dB at 200MHz.

Numerical Electromagnetic Code The 'Numerical
Electromagnetic Code , which is based on Moment
Method is a user-oriented computer code for analysis of
the electromagnetic response of antennas and other
metal structures. It's a software program developed at
Lawrence Livermore Lab for numerical electromagnetic
antenna design, antenna modelling, and antenna
analysis.4NEC-2 Software based on Method of
Moments has been used to carry out the simulations in
this present work.

VSWR is a measure of the mismatch between the
load and the transmission line. The VSWR of the
antenna can be considered and desirable as if it is less
than 2.In this below standing wave ratio vs. frequency
graph shows the VSWR is 1.62 at 200MHz.

Fig. 6 : Standing Wave Ratio Vs Frequency response
•

Fig. 4 : Geometry of 3-Element beam antenna
ΙV. RADIATION PATTERN
YAGI -UDA ANTENNA:

OF

3-ELEMENT

3-ELEMENT
WORKING:

YAGI

-UDA

ANTENNA

3 elements Yagi Beam antenna working on 27
MHz band with Gamma Match System. It has been
completely made of anti corodal aluminium and
supplied with big section Boom and steel bracket for the
fitting on the support mast. The fixing part with rapid
mounting system is made of die-cast metal to get the
maximum strength. Every element is supplied with
jointing sleeves of polythene for a perfect waterproofing. It’s supplied with UHF Female connector.

The radiation pattern (or) antenna pattern is the
graphical representation of the radiation properties of
the antenna as a function of space that is the antenna
pattern describes how the antenna radiates energy out in
to space or how it receives energy. The below radiation
pattern shows gain, beam width and Front to Back ratio.
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V. SPECIFIICATIONS

VI. FIN
NAL COMME
ENT

• Electricall Data
Type:
Frequency Rannge: 3 Elem. Yagi
Y Beam Anttenna
Impedance : 26.1-27.7 MHz
M @ SWR ≤ 2
Radiation
: 50 Ω
Polarization : Directionaal
Gain
: 8.5 dBd - 10.65 dBi
Bandwidth @ SWR ≤≤ : ≥1800 KHz (160 channel)
F
:
≤1
1.2
SWR @ res. Freq
Max Power : 1000 Watts (CW)
(
continuoous,
3000 Watts (CW)
(
short tim
me
Front to Back Ratio :
20 dB
Connector
:
UHF
U
Female

Thiss paper repports the dessign of a Basic
Introducction of Anteenna and explanation of YA
AGI –
UDA anntenna which used
u
mostly in
n communicatioon .In
this repoort we will expplain basics of 3 –element YA
AGI –
UDA antenna
a
and also explain
n designation and
installatiion of 3-element YAGI –UDA antenna.

•

REFRE
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Mechaniccal Data

Materials
:
Alumiinium, Nylon, Steel
Wind Load / Resistance:
R
866 N at 150 Km//h / 120 Km/h
Wind surface
:
0.07 m2
Dimensions (aapprox) :
5740 x 2710 x 100 mm
Boom Length / Diameter : 2710 mm 33 mm
Max. Element length
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5740 mm
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Abstract - Zinc oxide is a very versatile material that can be used in many microsystems and MEMS applications. ZnO thin film has
been utilized in a wide variety of MEMS devices because of its unique piezoelectric, optical, and electrical properties. The sensor
structure comprises of silicon diaphragm loaded with a layered structure where a highly c-axis oriented ZnO thin film (2.5 µm thick)
fabricated by RF magnetron sputtering, has been sandwiched between PECVD deposited SiO2 layers. This project includes a fully
integrated acoustic sensor that combines high sensitivity, wide frequency range and low cost of batch processed miniaturized silicon
components.
Keywords - PECVD; ZnO thin film; RF magnetron sputtering;


I.

However very little attention has been paid towards the
development of ZnO-based acoustic microsensors in
comparison to those based on other piezoelectric
materials such as PZT and poly-vinylidene-difluoride
[6]. Moreover the low dielectric constant of
piezoelectric ZnO is an added advantage over PZT.
Even though the charge output of ZnO is less as
compared to PZT, the low dielectric constant and
sufficient thickness of ZnO can pro-duce higher open
circuit voltage. Furthermore, there is a strong demand to
develop environmental friendly, lead-free piezoelectric
material that can results in acoustic sensors having
device characteristics and performance comparable to
those of lead-based materials such as PZT. In the
present work In our work, square diaphragm (3.6 x 3.6
mm2) was realized using anisotropic etching of <100>
silicon wafer in tetramethyl ammonium hydroxide
(TMAH) solution at 80º C having SiO2 as a masking
layer. This paper represents the results of MEMS
acoustic sensor fabrication technology using Rf
magnetron sputtered ZnO piezoelectric layer. The
diaphragm etched was having thickness 25 µm. The
mask layout and layer detail is as shown in Fig. 1.in film
with the silicon diaphragm. The packaged sensor
performs well in the range of 120–180 dB SPL over a
wide frequency range of 30Hz to 8 kHz.

INTRODUCTION

During recent years, the study of micro-electromechanical systems (MEMS) has shown significant
opportunities for miniaturized mechanical devices based
on thin-film materials and silicon technology. Among
the MEMS devices micromachined acoustic devices are
being focused on a lot of applications such as a hearingaid cellular phone, micro-personal digital assistant
(micro-PDA), surveillance devices and earphone.
Several of the emerging applications for acoustic wave
devices as sensors may eventually equal the demand of
the telecommunications market. These include
automotive applications (torque and tire pressure
sensors), medical applications (chemical sensors), and
industrial and commercial applications (vapor, humidity,
temperature, and mass sensors). Acoustic wave sensors
are competitively priced, inherently rugged, very
sensitive, and intrinsically reliable. [1–5]. Since last
decades attempts have been made for the development
of acoustic microsensors by integrating a piezoelectric
layer of lead zirconate titanate (PZT) with MEMS
technology and reported to have low sensitivity in the
range 0.75–68 µV/Pa [7,8]. The sensitivity of acoustic
sensors is strongly influence by the capacitance of the
piezoelectric layer. This, results in a PZT based
microsensors exhibiting a low sensitivity. Even though
PZT-based devices are still important, efforts are now
being made to search for an alternate material to
improve the sensitivity. The excellent piezoelectric and
dielectric properties of zinc oxide (ZnO) makes it an
interesting material for investigation because of the
potential advantage of its low cost, small volume, array
configuration, and the possibility of it being fully
integrated with existing integrated microelectronics.

II. SENSOR’S DESIGN
This acoustic sensor consists of a silicon diaphragm
etched in the body of the silicon chip; piezoelectric zinc
oxide layer is sandwich in between PECVD oxide layer
and pair of Aluminum electrodes deposited above the
silicon diaphragm. The silicon diaphragm largely
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controls the frequency response and lateral stresses in
response to acoustic pressure. The zinc oxide layer acts
as a lateral stress to transverse polarization converter
and Al electrodes tap the electrical signals. Figure 1
shows the layout of the designed sensor. The structure is
composed of Al/PECVD oxide/ZnO/ PECVD oxide
/Al/SiO2 multimorph layers. A 1µm Aluminum layer is
used as the bottom electrode and barrier layer to prevent
the diffusion between ZnO and the silicon substrate. A
0.35 µm Silicon dioxide is used to fasten the bottom
electrode to the Si substrate. A layer of ZnO of 2.5 µm
is deposited as the main structure layer. Finally a 1µm
of Aluminum as the top electrode is deposited on ZnO
layer. Figure 2 shows the schematic of ZnO MEMS
acoustic sensor
III. EXPERIMENTAL

FIG. 2 : SCHEMATIC OF ZNO MEMS ACOUSTIC
SENSOR.

A both side polished, 4” diameter, N – type, <100>
oriented, 10 – 20 ohm-cm resistivity, 450 µm thickness
wafer was used to fabricate MEMS acoustic sensor.

A Dektak 6M double side mask aligner was used
for patterning the bottom electrode followed by
aluminum etching. This aluminum electrode was
covered by 0.35µm thick PECVD silicon dioxide to
avoid the inter diffusion of zinc oxide with aluminum
and to increase the resistivity of zinc oxide for low
frequency applications. Now 2.5 µm thick ZnO layer
was deposited using RF sputtering at 250 watt. The
XRD analysis of ZnO film is shown in Fig. 3”.From the
scan the value of 2ș is found to be 33.76º, which is
slightly less than the bulk value 33.42º incating that
films are in state of tensile stress. Surface morphology
of the ZnO films has been studied using atomic force
microscopy (AFM) and is shown in Fig. 3. The film
structure is found to be dense, smooth and grain size is
about 25 nm. Second lithography followed by ZnO
etching in 1 % HCL, delineated the piezoelectric ZnO
pattern.

Pad for bottom electrode

Tunnel

Pad for top
electrodes
Pad for bottom
electrode

ZnO layer

Si diaphragm

Guard ring

FIG.1 : LAYOUT OF COMPLETE CHIP OF
ACOUSTIC SENSOR
Standard cleaning processes Piranha(H2O2+H2SO4) and
RCA were used for wafer cleaning, followed by 1 µm
thick thermal oxidation at 1050º C, which is used as
masking layer for silicon anisotropic etching in tetra
methyl ammonium hydroxide. A 25 µm thin diaphragm
was etched in the TMAH solution at 650 C. Processing
steps after diaphragm formation by etching silicon in
TMAH are like de-ionized water rinse, oxide etching in
buffer HF and RCA cleaning. A fresh 0.5 µm thick
silicon dioxide was thermally grown at 10500 C using
wet oxidation before aluminum deposition by RF
sputtering.

FIG. 3 : XRD SCAN OF ZNO BY RF SPUTTERING
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FIG. 6 : BOTTOM VIEW OF A SINGLE DIAPHRAGM
HAVING WATER BUBBLE INSIDE THE TUNNEL.

IV. RESPONSE OF ACOUSTIC SENSOR
The performance of acoustic sensor fabricated has
been tested in packaged mode over a wide frequency
range from 30 Hz to 8 kHz at different sounds pressure
levels (SPL) from 120 to 180 dB. The values of central
and rim capacitance are found to be 65 and 108 pF. The
loss (tanį) is found to be relatively lower in magnitude
0.007 and 0.009 for central and rim capacitor indicating
the effect of fabrication of layered structure on the
MEMS diaphragm with fine interface without any
interdiffusion.
The effect of change in ambient
temperature on the device performance has also been
studied and found to be negligible in the temperature
range 25–95 ºC. The sensitivity of the diaphragm has
been determined by using following formula [7, 8]:

FIG. 4 : AFM IMAGE OF RF SPUTTERED ZNO THIN FILM

Again, 0.35 µm PECVD silicon dioxide covers the
piezoelectric film. Third lithography using resist coating
followed by aluminum etching makes top electrodes of
the sensor. Finally 0.30 µm PECVD oxide covers the
top electrode. Fourth lithography using thick oxide
followed by RIE of PECVD oxide layers till aluminum
bottom electrode was arrived and the device is open.
Finally the photo resist was removed in acetone to
complete the device fabrication. The finished 4” wafer
with various acoustic sensor chips was bonded with
Pyrex glass having 1 mm diameter hole at center using
glass to silicon anodic bonding as shown in Fig. 4. The
chips get separated using dicing of complete wafer and
then get packaged. The packaged acoustic sensor chip is
shown in Fig. 5.

S =Qd/ȦAPac
Where A is the area of the diaphragm, Ȧ the angular
frequency and Qd the average volume displacement.
The sensitivity is found to be 280 µV/Pa. The acoustic
sensor is found to be working as a pressure sensor and
the response is found to be upto120 psi. The variation of
capacitance with pressure applied is as shown in Fig. 6.

FIG.7 : VARIATION OF CAPACITANCE WITH PRESSURE
FIG. 5. FOUR INCH COMPLETE FABRICATED WAFER.
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V. RESULT
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VI. CONCLUSION
A piezoelectric micro machined silicon diaphragm
acoustic sensor has been fabricated after integrating a
piezoelectric ZnO thin film and tested. The ZnO film is
found to be preferably oriented with c-axis normal to the
substrate. The piezoelectric film has been sandwiched
between the PECVD oxide layer and device has been
fabricated in metal–insulator–metal configuration using
underneath tunnel to suppress the effect of variation in
acoustic pressure. The sensitivity of the packaged device
is reasonably high 280µV/Pa.
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Abstract - Our project is a novel approach in designing an automatic cradle swinging system for assisting infant care. This
equipment can be mainly used in the hospitals to provide an aid to the nurse in taking care of the infant or at home to monitor the
baby while the parent is at work and the baby is under the care of baby sitters. It has a cry analyzing system which detects the babies
cry pitch and accordingly the cradle rocks. At the maximum it could have six rocks per minute. If the baby doesn’t stop crying
within a particular instant of time a call or a message will be delivered to the nurse or to the parent’s mobile number via GSM , thus
intimating them that the baby has to be taken care of. In addition to this it has a wet sensor, temperature sensor and a respiration
sensor. If the baby wets an alarm or a display will be intimating in the case of wet sensor and for temperature sensor, if the baby’s
temperature rises above the normal body temperature then an alarm and a display message would intimate that the baby has to be
taken care of. We use respiration sensor here to detect the apnea condition and to wake up the baby by giving a vibration.
Keywords - swinging, GSM


I.

III. WORKING

INTRODUCTION

When the baby in the cradle cries, the cry will be
detected by the microphone where, sound signal will be
converted to electrical signals. The signals are then
amplified by the amplifier then it is sent to the peak
detector where cry peaks will be detected and further the
signal is sent to microcontroller. Microcontroller
controls the signals to be sent, then the output of the
microcontroller is sent to the drivers which drives the
DC motor and makes the cradle to swing according to
the sound intensity(baby’s cry). The wet sensor, which
is attached with the cradle sends signal to the signal
conditioning unit. There will be change in the resistance
when sensor detects wetness then this output is given to
the microcontroller and an alarm is set to alert the
parents . Respiratory sensor is used to check apnea
condition. On continous movement of the cradle , after a
particular time microcontroller sends an indication to the
GSM modem via RS232 interface, the modem will send
a message or a call to the mobile number stored in the
modem as an alert. This number may be parents number
or nurse number

In the current scenario where both the parents of a
family go for job, it has become very difficult for them
to take care of their kids. This finally results in giving
their child to a nanny who is assumed to take care of the
baby but at times things turn the other way round. Hence
here we have designed a system which would help the
parents in the child care. This design aims at 2 main
things in assisting parents.
x

Automatic cradle movement while the baby cries.

x

Call or sms sent to their number.

II. BLOCK DIAGRAM

A. Wet sensor

The wet sensor which we have designed is a PCB
design where copper cables are embedded on it , hence
whenever the wetness is detected the resistance would
change and corresponding signals will be passed to the
microcontroller. Which in turn sends the signal to the
display. Thus it helps to keep the baby in a hygienic
environment.

Fig. 1 : Block diagram
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B. Respiration sensor

IV. CONCLUSION

The respiration sensor which we have used is
capacitive based sensor. During normalbreathing
process the dielectric field which is created between the
capacitive plates changes thus electric signal will be
passed to the microcontroller for every breath. Whereas
during apnea condition (when there is no breath) the
microcontroller would send a signal to the vibrator to
alert the baby . Here the respiration sensor is in the
baby belt which the baby wears it on the chest.

Thus the above designed system would be of great
use to the parents who go for job and to the present
development in the technology, the parents can have a
video interface and watch their baby LIVE via 3G!
Though we have designed such a system , we insist the
importance of baby care through our project.
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C. GSM
The purpose of the GSM here is to alert the parents
or the nurse if the baby does not stop crying after the set
instant of time. Here the microcontroller would be
programmmed in such a way that if the baby does not
stop crying and the cradle keeps swinging after the set
instant of time then the signal would be passed to the
GSM to make a call or send a message to the parents
number and alerting the parents that the baby is not
being taken care of. An RS232 interface is connected
between the controller and GSM for level conversion.
D. Temperature sensor
We have a system to continuosly display the
temperature of the baby.and in case the temperature
goes beyond or below the normal temperature, this will
be known via the display.
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Abstract - With technology scaling, lower power operation has become one of the key areas of importance in VLSI Design.
Lowering power supply is a very good and effective technique for power reduction. Scaling the supply voltage into the sub-threshold
region for low power operation is possible. Power reduction in memory circuits with a little compromise on performance is very
useful as they form a major part of a digital chip. In this paper, operation of various SRAM designs in sub-threshold region is
examined and the ones which overcome the challenges that arise from operating in the sub-threshold region are also explained.
Among the chosen designs for performance evaluation, the successful designs were the ones which resulted in proper read and write.
The 7T SRAM and 8T SRAM came up as the best among the selected ones for write and read respectively. In case of write, the PDP
of 7T SRAM design from [7] is 7.03 % less than 8T SRAM from [10], 4.71 % less than 9T SRAM from [12] and 11.30 % less than
11T SRAM [13]. Similarly, in case of read, the PDP of 8T SRAM from [10] is 47.30 % less than 7T SRAM in [7] and 66.45 % less
than 9T SRAM in [12] but 5.48 % higher than 11T SRAM [13]. 11T SRAM from [13] is good in speed and power but it has reduced
RSNM compared to8T SRAM from [9].
Keywords: SRAM, Sub-threshold Region, Sub-threshold SRAM Design, Voltage Scaling, Read Static Noise margin

I.

typical corner Predictive technology model [14] at 45nm
technology. The experiments were conducted using 0.3
V supply voltage where the threshold of the NMOS
transistor was 0.47 V. All the simulations were done at a
temperature of 25°C. Three measurements were
considered in the evaluation: speed, power and average
power delay product.

INTRODUCTION

Technology scaling has made the current day IC’s
faster, denser. But faster the circuits are, more is the
power consumption and hence reduces the battery life of
many of the portable devices. Reduction in power
consumption can be achieved by many techniques:
Logic Optimization, Pipelining and parallelism, voltage
scaling etc. As technology scales down, the leakage
power starts to dominate and this is considered to be of
utmost importance with further scaling. Memory circuits
such as SRAM occupies considerable amount of area in
any digital IC. To maximize power savings, designs that
operate in sub-threshold region have been proposed [1]
[2]. It has been proved that sub-threshold region
operation leads to reduction in operational energy for
logic [3]. Sub-threshold operation possibility has led to
further research of SRAM designs. But when
technology scaled as low as 45nm, there is a possibility
that the other above-threshold SRAMs may also be used
for successful sub-threshold operation and thereby
entering into ultra low-power operation. This paper
examines such possibility where many above-threshold
low power SRAM designs are pushed into the subthreshold region and compared for best performance
with respect to speed, power consumption and average
power delay product. The ability of the cell to write
properly and to have adequate read noise margin is very
important for sub-threshold region. In the paper, we
have made comparison in single cell level using the

The paper is organized as follows: Section 2
explains the challenges faced by the standard 6T SRAM
for operation in the sub-threshold region. Section 3
details the above-threshold SRAM designs chosen for
comparison. Section 4 shows simulation results. Section
5 comparison and analysis of the obtained results.
Section 6 is the Summary of the paper.
II. CHALLANGES FACED BY 6T SRAM IN SUBTHRESHOLD REGION
The 6T SRAM cell, shown in Figure 1 has two
cross coupled inverters ((M1, M2) & (M4, M3))
connected to the bit lines through the access transistors
(M5, M6) [4]. During write, the bit lines are driven with
the value that has to be written into the cell. The word
line WL goes high and the values are stored in the cell.
During read, the cell drives the respective bit lines with
the value stored in the cell. This cell has already been
studied in the sub-threshold region [5]. Results has
shown that the write ability of the cell fails due to
decreased signal levels and increased variations. Write
depends on NMOS winning the ratioed fight with the
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Fig. 1 Traditional 6T SRAM Schematic [4]
Fig. 3 7T SRAM as in [7]

But as iso-size PMOS is stronger than NMOS in
sub-VT region, this becomes more challenging and fails
[5]. Similarly, read SNM also comes down heavily
because of the interference from the bit lines and hence
more prone to flipping the state of the cell. SNM defines
the amount of noise that the cell can bear before the
state of the cell flips. In [1], they show that, for a 6σ
probability, hold SNM for a particular supply say 0.3 V
is equal to the RSNM of a supply twice of it (0.6 V). So,
we can operate the 6T SRAM cell at very low voltages
provided that RSNM problem is removed. There have
been many SRAM design proposals for sub-threshold
region operation. Some of the above-threshold SRAMs
which satisfy the above condition for read and also with
the ability to write at low voltages can be successful in
the sub-threshold region. Some of such SRAM designs
were chosen and were pushed into sub-threshold region
of operation and their performance was observed and
compared.

Fig. 4 7T SRAM as in [8]
III. ABOVE-THRESHOLD SRAM DESIGNS FOR
COMPARISON

Fig. 5 7T SRAM as in [9]

Fig. 2 6T Single ended SRAM [6]
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Fig. 6 8T SRAM as in [10]
Fig. 10 11T SRAM as in [13]
A. 6T Single ended SRAM [6]
The first cell observed is the 6T single ended
SRAM cell [6] as shown in the Figure 2. This cell
design uses two assist transistors: one for the read
(MRA) and another for the write (MWA) purpose.
During write operation, with the BL precharged to
required value, WWL is held high and MWA is held off
so as to weaken the cross coupled inverter and hence get
a successful write. During read, RWL is held high and
read occurs through M6 and MRA depending upon the
value stored at the node QB.
B. 7T SRAM [7]

Fig. 7 9T SRAM as in [11]

The second cell used for comparison is the 7T
SRAM [7] as shown in Figure 3. Here this design uses
two virtual ground rails. During write operation, the cell
is disconnected from the ground rail by turning off MW
and hence weakening the feedback in the cell and helps
in faster write. During hold mode, MW is held ON so
that the strong feedback exists. During read, MW and
RWL are high; the node Q is read through the MR
transistor. This uses a separate read bit line to be read
and hence has a very good RSNM.
C. 7T SRAM [8]
The third design used for comparison is the 7T
SRAM [8] shown in Figure 4. This uses write property
just as in a traditional 4T SRAM. When the word line is
low, the values from the bit lines are written into the
respective nodes. For reading it uses separate set of
transistors (N3, N4 and N5) where reading occurs when
WLR goes high. The main problem with this design is
the leakage of the storage node. Also this design has
higher bit line parasitic capacitance since for reading a
pass transistor connected to bit line [8].

Fig. 8 9T SRAM as in [12]

D. 7T SRAM [9]
The fourth cell that we used for comparison is the
7T SRAM cell [9] as shown in the Figure 5. Read

Fig. 9 10T SRAM as in [1]
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by buffering the stored data during a read access. This
cell uses a full-swing single-ended read that offers better
competitive speed. To achieve write in sub-threshold,
the virtual supply (VVDD) to the cell floats during the
write operation.

operation here occurs exactly similar to that of the 6T
SRAM. Transistor N5 is kept ON and hence read occurs
in the usual way as the standard 6T SRAM. During
write, the feedback is disconnected by switching OFF
N5 and hence the design behaves as cascaded inverters
using single ended write operation. The BLB has the
value to be written into QB and this in turn activates the
output to the other storage node Q.

I.

The ninth cell used for comparison is the 11T
SRAM [13] as shown in the Figure 10.Here the cell
disconnects the node to which a logical HIGH to be
written from the ground and hence felicitates the write
faster. In case of reading, it uses a separate read bit line
and N5, N2, N8 and N9 are ON and hence N9 and N8
give low effective resistance to the read operation and
hence faster read.

E. 8T SRAM [10]
The fifth cell for comparison is the 8T SRAM cell
[10] as shown in the Figure 6. This cell uses the same
6T SRAM structure for the writing operation. For read it
uses a separate bit line, RBL with RWL as its control
signal. During write, the PMOS and NMOS transistors
of the inverters can be maintained of the minimum
width as the read operation is separated. The RBL is
read according to the value stored at the storage nodes
when RWL is high.

IV SIMULATION RESULTS
The comparison was done in single cell level using
the typical corner Predictive technology model [14] at
45nm technology. The experiments were conducted
using 0.3 V supply voltage where the threshold of the
NMOS transistor was 0.47 V. All the simulations were
done at a temperature of 25°C. Three measurements
were considered in the evaluation: speed, power and
average power delay product. The results can be used to
generally understand how various above-threshold
SRAM designs work when pushed into the subthreshold region. The delay is measured from the time
where the control signal is 0.5*Vdd to the time where
the storage node or bit line reaches 0.5*Vdd. The power
was calculated as the average power over the period of
time. Power for write, read and hold modes were
calculated. The average power delay product is the
average PDP combining both the reads and both the
writes operations. All the designs were sized
appropriately for comparison. The results for delay and
power are shown in the Table I and Table II
respectively. To obtain the overall performance aspect,
the average power delay products of write and read
operations of the cells which give the better
performance alone is shown in fig.11

F. 9T SRAM [11]
The sixth cell used for comparison is the 9T SRAM
[11] as shown in the Figure 7. Write occurs just as in the
6T SRAM cell. Reading occurs separately through N5,
N6 and N7 controlled by the Read Signal RD going
high. This design has the problem of the high bit line
capacitance with more pass transistors on the bit line as
mentioned in [8].
G.

9T SRAM [12]

The seventh cell used for comparison is the 9T
SRAM cell [12] as shown in the Figure 8. Here the
operation of the write is similar to that of the 6T SRAM
cell. For read, there are three transistors used with two
controlled by the RWL. This setup can reduce the bit
line leakage by making use of the stack effect. But the
disadvantage is that it can slowdown the read process as
the read bit line discharge has to take place through
three stacked transistors.
H.

11T SRAM [13]

10T SRAM [1]

The eighth cell used for comparison is the 10T
SRAM [1] as shown in the Figure 9. Here the cell uses
transistors M7 to M10 to remove the problem of RSNM

.

TABLE I
TIMING RESULTS OF SRAMS AT 45nm TECHNOLOGY WITH 0.3V VDD
TIME IN PICOSECONDS (ps)

Delay
Twrite0->1
Twrite1-> 0
Tread 1
Tread 0

6T
[6]
Fails
329
-0.504

7T
[7]
1022.5
201.2
374
--

7T
[8]
2534
1514
760
760

7T
[9]
Fails
Fails
327
256

8T
[10]
1082
204
-217

9T
[11]
1192
206
491
491

9T
[12]
1053
207
-589

10T
[1]
2640
478
-0.614

11T
[13]
1085
206.5
-207
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TABLE II
POWER RESULTS OF SRAMS AT 45nm TECHNOLOGY WITH 0.3 V VDD
POWER IN NANOWATTS (nW)

Delay

6T

7T

7T

7T

8T

9T

9T

10T

11T

[6]

[7]

[8]

[9]

[10]

[11]

[12]

[1]

[13]

Pwrite0->1

Fails

2.38

2.11

Fails

2.39

2.62

2.44

6.78

2.51

Pwrite1-> 0

3.175

2.31

2.11

Fails

2.41

2.62

2.34

6.40

2.50

Pread 1

0.178

0.477

0.872

0.655

0.255

1.074

0.265

0.358

0.207

Pread 0

0.695

0.242

0.872

0.671

0.398

1.074

0.452

0.505

0.440

PHOLD

0.0805

0.173

0.264

0.212

0.170

0.188

0.168

0.231

0.181

2 in such low supply voltages. The same problem exists
with the 7T SRAM from [9].

.
2000

B. Designs that work
Among the designs that are used for comparison,
the 7T SRAMs proposed in [7], [8], 8T SRAM proposed
in [10], the 9T SRAM designs proposed in [11] [12],
and the 11T SRAM proposed in [13] work well. All
these designs except the 11T SRAM [13] use separate
read and write parts in the SRAM.

1500
1000

Writing

500

Reading

0
7T [7]

8T
[10]

9T
[12]

From the results in Table I and Table II, we can see
that 7T SRAM from [8] and the 9T SRAM from [11]
have the worst performance with respect to power and
speed and hence were not considered further to find the
better performer. This is because of the high bit line
capacitance and hence higher delay and power as these
designs have extra pass transistors connected to the bit
lines [8].

11T
[13]

Fig. 11 Average Power Delay Product of SRAMS in (10
-21
Ws)

C. SRAM Write
V.

RESULT ANALYSIS

Among the designs used for study, successful writes
gives almost similar results as they use the same 6T
SRAM design for write. In Table I, we can see that
combining the results of both write 1 and write 0, we
can see that the 7T SRAM in [7] comes as the fastest.
These are closely followed by the 9T SRAM [12], 11T
SRAM [13] and the 8T SRAM [4]. From Table II, when
we compare the power consumption, they differ
according to the usage of transistors with the 11T
SRAM design consuming the most. The difference in
speed between the considered designs is almost nullified
by the difference in power consumption as the faster
ones use more number of transistors. This can be
observed from figure 11 which has the average power
delay products. The result for all the selected designs is
almost the same with minor differences. This is due to
the fact that the write mechanism is similar in all the
compared cases.

All the SRAM designs were compared for power
and delay values when subjected to operate in the subthreshold region. Some of the designs worked well into
the sub-threshold region. The designs that did not work
were not taken into comparative study for performance.
The further part of the paper explains why the design
does work or does not work.
A. Designs that fail
Out of the designs compared, along with the
standard 6T design, the 7T SRAM design proposed in
[9], the single ended 6T SRAM design proposed in [6]
do not work in the sub-threshold region. Standard 6T
design does not work for the reasons mentioned earlier.
The single ended 6T SRAM design does not work
because the inverter 1 is not able to activate the inverter
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In this paper we studied various SRAM designs in
the sub-threshold region at 45nm technology using
HSPICE simulations and typical corner transistor
models. Operating a SRAM device in sub-threshold
requires sufficient writing ability and good static noise
margin for the design. Results show that the 7T SRAM
proposed in [7] has best performance in case of write
and 8T SRAM [10] has the best performance in case of
read. 11T SRAM from [13] is good in speed and power
but it has reduced RSNM compared to RSNM of 8T
SRAM from [9]. In case of write, the PDP of 7T SRAM
design from [7] is 7.03 % less than 8T SRAM from [10],
4.71 % less than 9T SRAM from [12] and 11.30 % less
than 11T SRAM [13]. Similarly, in case of read, the
PDP of 8T SRAM from [10] is 47.30 % less than 7T
SRAM in [7] and 66.45 % less than 9T SRAM in [12]
but 5.48 % higher than 11T SRAM [13].

D. SRAM Read
When we compare the results, the designs with
separate read ports with a dedicated read bit line emerge
attractive in terms of speed and power. In case of the
speed as shown in Table I, among these designs we can
see that 11T SRAM [13] comes as the fastest in reading
followed by the 8T SRAM [10] and 7T SRAM [7]. In
case of power consumption as shown in Table II, we can
see that both the 8T and the 11T designs come on par
with each other when the power consumptions are
averaged over the three different operation modes. Also,
these two designs have the
best average power delay product owing to the best
results in case of both speed and power savings which
can be seen from the figure 11.
E.

RSNM
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Abstract - International Electro technical Commission has developed a new global standard IEC61850 for

communication systems in power station. This standard provides interoperability among all the devices within a
substation. This paper describes how modeling of functions independently from its allocation to devices allows
optimizing the existing applications. A conceptual substation automation in compliance with IEC 61850 standard is
also discussed. The compatibility of IEC 61850 model with the common information model on the network level is
highlighted. The importance of IEC61850, its benefit to the users and how they differ from other standards are also
explained.
Keywords-IEC 61850,Interoperability,communication,object model,substation automation.

I.

counted on to ensure that all the equipment and devices
in a substation can communicate with the same protocol.
In other words it ensures interoperability among various
substation automation components supplied by different
vendors. The following sections will summarize the
scope and outline of the standard, features along with its
role in substation automation.

INTRODUCTION

Substations are the nodes in electric power systems.
The access and information retrieval for the power
system management and the protection functions in
power systems is done at these nodes. In older
substations high speed remote terminal units (RTUs)
complemented by protection devices performs these
functions. Today, most of the substations are equipped
with substation automation systems. Substations use a
number of controllers for variety of purposes. Problem
arises when the substation design engineers try to
integrate these controllers supplied from different
manufactureers.Providing interoperability among these
devices supplied from different manufacturers have
become a challenge for the design engineers.

II. SCOPE AND OUTLINE OF IEC61850
The Scope of IEC 61850 is communication with
substations. The structure of IEC 61850 includes 10
major sections defining the various aspects of substation
communication network. Figure 1 shows the structure of
IEC 61850.The general and specific functional
requirements for communication in a substation are
identified in parts 3, 4, 5 of the standard. The major
constructional feature of 61850 is that of abstracting the
definition of data items and services which are
independent of any underlying protocol. The definition
of abstract services are described in part 7.2 and
abstraction of data objects in part 7.4.The common
building blocks for creating larger data objects which
are referred to as the “common data classes “are defined
in part 7.3[3].The abstract definitions are finally mapped
to any other protocol that meet the data service
requirements. The sections 8.1 and 9 of the standard
defines the mapping of abstract data objects onto
manufacturing message specification(MMS)[4] and the
mapping of sample measured values onto an Ethernet
data frame respectively.Part6 gives a XML based
substation configuration language which describes the
relation between substation automation system and the

Some of the known protocols include IEC60870,
DNP 3.0, LON, Modbus, Modbus plus. These protocols
are utility level protocols but they suffer from
drawbacks. For serial data communication Modbus and
Modbus plus are suitable but are not optimized for
communication over Ethernet. [1].DNP 3.0 is a serial
protocol which is open, intelligent, robust and efficient
SCADA protocol. The short come of this is that the data
packet loses its context. Data context provides
association of data packets with data element. With a
view to these shortcomings, an American standard
emerged in the form of utility communication
architecture (UCA) 2.0.UCA 2.0 have been added with
some domain specific features of substation to make it
suitable for substation automation and a new standard
IEC 61850 is evolved [2]. The IEC61850 is now
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substation. Finally the part 10 defines a testing method
which determines the conformance with various
protocols and constraints defined in the document.

stack(figure 2).This follows the state of art
communication technology and also safeguards the
investments in functions and databases.
B. Communication
The communication uses mainstream technology
i.e., an ISO/OSI stack consisting of Ethernet (layers 1
and 2), TCP/IP (layer 3 and 4) and MMS (layers 5, 6,
7).The object model and its services are mapped to the
application layer of the MMS. Only the time critical
messages like the sampled analog values (SAV) and
generic object oriented substation events (GOOSE) like
status indications, blockings, are mapped to link layer of
Ethernet as shown in figure 2 [5].Today, the amount of
money and efforts that are invested in Ethernet
communication technology and also how Ethernet goes
nearer and nearer to the process when compared with
the traditionally field buses are to be noted.[6].
C. Object model
The object model is related to the domain substation
depending on the scope of the standard. [8].All
functions including data images of process devices are
broken down into low level functions called the sub
functions. These communicate with each other and may
be implemented separately in dedicated devices. These
sub functions are called as logical nodes in terms of IEC
61850.[8] [9].These logical nodes reside in the IED
which is termed as the logical device (LD).One logical
device (IED1) can hold one or multiple nodes. A logical
node is realized through an object class, called the
logical node class. This consists of a set of data
belonging to different class. Each data class consists of a
set of data attributes. The data attributes are the
necessary parameters to perform the functions. Missing
LNs, data or attributes are added according to the rules
of the standard including the name spaces. This
preserves the interoperability even in case of extensions.
The LNs are grouped into logical devices with nonstandardized names. There is also a logical node LPHD
which takes care of the common properties of the
physical device. The object model is as shown in figure
3. [10].

III. FEAUTURES OF IEC61850
A. IEC 61850 approach

Figure 2 Approach of IEC61850
The approach of IEC 61850 is based on the
seperation of object model with its data and services
from the communication,i.e the ISO/OSI seven layer

Figure 3 Object model of IEC 61850.
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(HMI) and Communication Unit(ComU) resides in the
station level.HMI is the interface to the operator at the
substation.ComU is the interface between the substation
and master control center(MCC).These devices are
connected to the bay kevel using station bus. The bay
level functions acquire data from bay and act mainly on
the primary equipment of the bay. The substation
control equipment will communicate with the protective
devices and bay processing unit through station bus.IEC
61850-8-1 part of the standard specifies station bus.
Process level functions extract the information from the
sensors/transducers in the substation and send them to
the bay level device [1].

The client server type mode of service is used to
access and retrieve the data.The mapping of the model
to the stack is defined in part 8 and 9 of the standard.[2].
The client server type mode of service is used to
access and retrieve the data.The mapping of the model
to the stack is defined in part 8 and 9 of the standard.[2].
D. Engineering support.
IEDs are engineered using manufacturer specific
IED configuration tools. These tools are not
manufactured by the standard. The manufacturer selects
the best way to support the engineers by a specific
software tool. The configuration tools translate the IED
capabilities, (which include data communication, events
and alarms) to SCL (substation configuration language)
which is defined in IEC 61850[11].The SCL is based on
.XML format which makes it easier for generating and
reading data.SCL also enables information exchange
between IED configuration tools from different
manufacturers. The formal description according to SCL
is shown in figure 4. [5]

Figure 5 Three level topology of substation equipment.
A conceptual substation automation system based
on IEC 61850 standard is shown in figure6.The station
level equipment consists of a station compiuter with
adatabase,interface
for
remote
communication,
etc.Protection,control,and monitoring units are included
in each bay of the bay level equipment.Process level
equipment consists of remote inputs/ outputs,
actuators,etc.

Figure 4 the use of SCL for system engineering.
The device configuration gets imported to system
configurator.The system configurator considers the
system configuration and then provides device
configuration files with system information to be
downloaded into IEDs either directly or with the help of
a device specific tool.
IV. ROLE OF IEC 61850 IN SUBSTATION
AUTOMATION
Substation automation is a system to enable an
electric utility to remotely control, monitor and
coordinate the distribution components installed in a
substation. There are basically two type of equipment
in a substation: the primary equipment which includes
transformer, switch gears,etc and secondary equipment
including protection, control and communication
equipments.In IEC 61850 the secondary equipment’s are
classified into three levels: station level, bay level and
process level. The typical diagram indicating these three
layers is depicted in figure 5.Human Machine Interface

Figure 6 Conceptual substation automation topology
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In this scheme, station and process bus are realized
through standard local area network(LAN).Ethenet
switch is installed to create a station bus.If station level
has to communicate with the bay level it will send a
message to the bay level through ethernet
switch.ethernet switch will send a message to
appropriate node at the bay level.The bay level executes
the function and forward message to the process level
through merging unit.Merging unit acts like a switch
and provides the correct path to the messages.The
function is performed by the process level devices.

The IEC 61850 syntax to access the data is shown.The
conceptual data class model is shown in figure 8.

IEC 61850 mainly focusses to support the
substation functions through communication of I/O data
for protection and control,control and trip
signals,engineering and configuration data,monitoring
signals,etc.Other functions like metering and asset
management functions are also supported in IEC
61850.Several functions are implemented in a single
IED or one function may be performed by multiple
IEDs.
A part of substation single line diagram with
function allocation with LN names is depicted in
figure7.[7].
Figure 8 Conceptual Data class model
The instance of the logical node is MMXU given by
MMXU1 and phase voltage is given by
MMXU.PhV.The voltage of phase A with respect to
ground is chosen and is represented by
MMXU1.PhV.PhsA.The basic type of PhsA in class
WYE is represented by cval.the “mag” is selected as
MMXU1.PhV.PhsA.cval.magf.
V. BENEFITS OF USING IEC 61850.
Some of the benefits in using the global standard
IEC 61850 for communication includes:
•

Using IEC 61850 as a unified protocol, it helps the
substation designer to build a complete Ethernet
based communication system.

•

Setting up a monitoring system in a substation that
uses different communication protocols involves
high cost.by using IEC 61850; the programmers
need to use only one protocol to develop the
required monitoring application.

•

It is easy to select the components and controllers
that have been designed to meet the standard
requirement of IEC 61850 saving on both system
maintenance and implementation.

•

Standardized device- object models provide a
higher level of interoperability that reduces
variances between types and vendors of devices
lowering startup cost.

Figure 7 Part of a substation single line (example) with
function allocation by LN names

The LNs used in example according to IEC
61850 are:
XCBR-circuit breaker;XSWI-isolator or earthing
switch;TCTR-instrument transformer/transducer for
current;YLTC-power transfer;CSWI-switch control;
CILO-interlocking;MMXU-measuring unit;PTOC-time
overcurrent protection;ATCC-automatic tap changer
control;ITCItelecontrol interface or gateway;IHMIhuman machine interface ,operator place.
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•

A substation configuration language (SCL)
provides an XML format that describes power
system and device configuration.

•

It is highly flexible and scalable.

[3]

R. E. Mackiewicz, “Overview of IEC 61850 and
Benefits ”.

[4]

Manufacturing Messaging Specification; ISO
9506-1&2:2003; Part 1 –Service Definition: Part
2 – Protocol Specification.

[5]

Klaus-Peter Brand, “The Standard IEC 61850 as
Prerequisite for Intelligent Applications in
Substations”.

[6]

G.Kaplan Ethernet’s Winning
Spectrum, January 2001, 113-115

[7]

K.P.Brand,C.Brunner,W.Wimmer, “Design of
IEC 61850 based Substation Automation Systems
according to Customer Requirements”.

[8]

IEC 61850-5 Com…- Part 5: Communication
Requirements for Functions and Device Models

[9]

IEC 61850-7 Com…- Part 7: Basic
Communication Structure for Substation and
Feeder Equipment-Principles and Models.

[10]

IEC 61346 Industrial systems, installations and
equipment and industrial products – Structuring
principles and reference designations .

[11]

IEC 61850-6 Com…- Part 6 Configuration
description language for communication in
electrical substations related to IEDs .

VI CONCLUSION
Interoperability is one of the major concern for
utilities.IEC 61850 is attaining the goal of
interoperability through distribution of logical nodes in
various IEDs.This standard is an all-encompassing data
communication protocol that is suitable for several
applications. The features of IEC 61850 shows how
such a clear, standardized and object oriented
communication system gives simple access to all data
and resources thereby allowing the development of new
intelligent applications with reasonable effort and
without disturbing the existing ones. This paper
discusses the benefits of 61850 to both vendors and
utilities by enabling easy access of power system data
through human machine interface or by any other IEDs,
which consequently ensures interoperability among
various components supplied by different vendors.
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Abstract - Automatic vehicle identification (AVI) is an essential stage in intelligent traffic systems. Nowadays vehicles play a very
big role in transportation. Also the use of vehicles has been increasing because of population growth and human needs in recent
years. Therefore, control of vehicles is becoming a big problem and much more difficult to solve. Automatic vehicle identification
systems are used for the purpose of effective control. Number plate recognition (NPR) is a form of automatic vehicle identification.
In this paper we propose a technique which is capable of recognizing the characters from the number plate. It is an image processing
technology used to identify vehicles by only their Number plates. The system consist of software module and the software module
which extracts and recognize the characters from a number plate.The software module forms the heart of the entire system. The
character sequence of number plate uniquely identifies the vehicle. It is proposed to use artificial neural networks for recognizing of
number plate characters, taking into account their properties to be as an associative memory. Using neural network has advantage
from existing correlation and statistics template techniques that allow being stable to noises and some position modifications of
characters on number plate. The algorithm was implemented in MATLAB. Real time NPR plays a major role in automatic
monitoring of traffic rules and maintaining law enforcement on public roads. Since every vehicle carries a unique Number plate, no
external cards, tags or transmitters need to be recognizable, only number plate.
Keywords: Number Plate Recognition (NPR), Hamming Net, Neural Network, Segmentation, Template matching

I.

9 to capture the car’s images,

INTRODUCTION

9 to deblur of image frames,

This Technique describes the Smart Vehicle
Screening System, which can be installed into a tollbooth
for automated recognition of vehicle Number plate
information using a photograph of a vehicle. An
automated system could then be implemented to control
the payment of fees, parking areas, highways, bridges or
tunnels, etc. There are considered an approach to identify
vehicle through recognizing of it number plate using
image fusion, neural networks and threshold techniques
as well as some experimental results to recognize the
number plate successfully. The task of vehicle
identification can be solved by vehicle number plate
recognition. It can be used in many applications such as
entrance admission, security, parking control, airport or
harbor cargo control, road traffic control, speed control
and so on. Image processing techniques such as edge
detection, thresholding and resampling have been used to
locate and isolate the number plate and the characters.
The neural network was used for successful recognition
the number plate . Once a number plate has been
accurately identified, information about the vehicle can
be obtained from various databases.

9 to extract image of number plate,
9 to extract characters from number plate image,
9 to recognize number plate characters and identify
the vehicle.
II. OPTICAL CHARACTER RECOGNITION
The goal of Optical Character Recognition (OCR) is to
classify optical patterns (often contained in a digital
image) corresponding to alphanumeric or other
characters. The process of OCR involves two steps for
classification: training and testing. These steps can be
broken down further into sub-steps:
A. Training
a. Pre-processing: These are the pre-processing steps
often performed in OCR:
1) Manual Cropping – This allows the user to crop the
image manually, which is an important process to
manipulate the data more in details.

The algorithm of Number plate recognition (NPR)
consists of the following steps:
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2) Resizing – This cell of coodes magnify thhe image for 5
t size of the
times. Resize function is impportant when the
characters are not standard.
3) Colour to Black
B
n Whitee (Grayscale) – Presence off
the character stroke
s
is markked by black and
a rest of the
background byy white.
b. Feature exttraction :
1) Segmentatiion – It dividess the image intto square grids
representing pixels to ex
xtract featuress from each
individual pixeel.
2) Binarizatioon – Usually presented witth a grayscale
image, binarizzation is then siimply a matter of choosing a
threshold valu
ue, and depen
nding on the average light
intensity of eaach pixel, assig
gning logic 1 if its value is
above thresholld, otherwise loogic -1.
ural Network w
with Hammin
ng Net
III. Neu

c. Classificatiion : An inputt vector consisting of values
(-1,1) and its output
o
pair corrresponding to each
e
character
is presented to
o a Heteroasso
ociative Neuraal Network to
train it to recoognize given character
c
set byy updating its
weights accord
dingly.

A. Neu
ural Network
Neuural networks are composed of simple eleements
operating in parallel. These elemeents are inspirred by
biological nervous systems. As in nature, the neetwork
n is determinned largely by
b the conneections
function
between
n elements. W
We can train a neural netwoork to
perform a particular fu
function by adjjusting the vallues of
the connnections (weiights) betweeen elements. Inputs
arrive frrom other neurrons, or from the
t environment. By
taking the inner pproduct, the neuron essenntially
multipliees each input it receives byy a weight whhich is
specific to that inputt. The neuronn adds all off these
weightedd activations toogether, along with any bias that it
might haave, to form thhe inner producct. The inner prroduct
is then subjected too a transfer function whiich is
bly nonlinear. The
T result is thee neuron's outpput.
preferab

B. Recognitioon or Testing
a. Pre-processsing -- Testing
g image of a character
c
may
now be partiall or noisy.
b. Feature exttraction – (botth same as abo
ove)
c. Classificattion – Compaare feature vectors to the
various models and find the closest match

Fig.2 : A singgle neuron in a neural networrk
B. Ham
mming Net

Fig. 1 : The Pattern Classification
C
P
Process

Lipppmann workeed on the haamming net dduring
1987.In hamming net,, Max net is used
u
as a subnnet to
find thee unit with thhe largest net input. It is a max
likelihoood classifier neet that determinnes which of seeveral
exemplaar vectors is moost similar to an
a input vectorr. The

Detailed Block
B
Diagram for Training annd Testing
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For a given set of exemplar vectors, the hamming net
finds the exemplar vector that is closest to the bipolar
input vector ‘x’. The number of components in which
the input vector and the exemplar vector agree is given
by the net input.

weight of the net in this case is determined by the
exemplar vectors.
(a) Hamming Distance
The hamming distance between two vectors is the
no. of components in which the vector differs. It can
also be defined as the number of differences between
two binary or bipolar vectors (x ,y). It can be denoted as
H(x , y) .

(c) Application Procedure
The parameters used are
n = number of input nodes (input vectors)

The average hamming distance is given as,

m = number of output nodes (exemplar vectors)

H(x ,y) / n

e(j) = jth exemplar vector

where ‘n’ is the number of components in each vector.

The application procedure is as follows:

In Hamming net the measure of similarity between the
input vector and the stored exemplar is minus the
Hamming distance between the vectors.

Step1 : Weights are to be initialized for storing ‘m’
exemplar vectors

Consider two bipolar vectors x and y,

Wij= ei(j) / 2, (i = 1,2,3…….n, j = 1,2,3…….m)
Initializing the bias

If
‘a’ = number of components in which the vector
agree.

bj= n / 2

Step2 : For each vector ‘x’, perform steps 3-5

and ‘d’ = number of components in which the vector
differ (hamming distance)
Then,

(j = 1,2,3……..m)

Step3 : Compute the net input to each unit Yj.
Y-inj = bj+ ∑(Xi Wij)

x.y=a–d

If ‘n’ is the number of components, then,
n=a+d
(or)

d=n–a

As a result,

x . y = a – d = a – (n – a)

(j = 1,2,3....m)

i

Step4 : Initialize activations for Max net
Yj(0)= Y-inj

(j = 1,2,3……..m)

Step5 : Max net iterates to find the best match
exemplar.

x . y = 2a – n
2a = x . y + n

Max Net

From these results, it is understood that, if the weights
are set to one-half of the exemplar vector and the bias to
one-half of the number of components, the net will find
the unit with the closest exemplar simply by finding the
unit with the largest net input.

m
output
nodes

{

y1

y2

(b) Architecture
The architecture is shown in figure assuming input
vector with 4-tuples and the output to be classified to
one of the 2 classes given.

n
input
nodes

The architecture consists of ‘n’ input modes in the
lower net, with each input node connected to the ‘m’
output nodes. These output nodes are connected to an
upper net (i.e. Max net – acting as subnet for Hamming
net) which calculates the best exemplar matched to the
input vector. The ‘m’ in the output nodes represents the
number of exemplar vectors stored in the net. It is
important to note that the input vector and the exemplar
vector are bipolar.

{

x1

x2

x3

x4

C. Use Of Hamming Net In NPR
Two separate sections have been used to recognize
alphabets and digits. The operating principle of
Hamming net is used for this.
One network has been designed and trained to
recognize 25 letters of the alphabet(all except ‘Q’), and
another for the 10 digits i.e. 0 to 9. Alphabet ‘Q’ has
been omitted in the training, as it does not occur on
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vehicle license plates in India. We consider the working
of the network to recognize alphabets. An imaging
system that digitizes each letter centered in the system's
field of vision is available. The result is that each letter
is represented as a 10 by 8 grid of boolean values(1 and
-1).

IV. Number Plate Recognition
In this study number plate recognition was
performed by hybrid system consist of image processing
section and character recognition section. The system
flow diagram is shown in fig. 5
A. Processing Of The Captured Image Of Number
Plate

The network receives the 80 Boolean values as an
80-element input vector. It is then required to identify
the alphabet by responding with a 25-element output
vector. The 25 elements of the output vector each
represent an alphabet.

In this section, various processes are applied to the
image to make it suitable for recognition. Theoretically,
the interest zone contains a number of characters of one
colour (e.g. black) on a background of a different colour
(e.g. white). However, the colours are not known and
can vary from one plate to another. Furthermore, usually
there are gradients of colour and/or intensity both on the
characters and in the background. In order to ease the
burden of subsequent character segmentation and
recognition, it is useful to normalise the interest zone
transforming it into a standard binary image with (say)
black characters on a white background.

To operate correctly, the network should respond
with the maximum output value in the position of the
letter being presented to the network. All other values in
the output vector should be lesser.
The Hamming net works on the principle of
‘Competitive learning’.In the first layer, the input
pattern activates at most one output layer neuron or
“winner”. The “winner” is the neuron which gives
maximum output. The underlying association principle
is minimum Hamming distance.

Steps performed on capture image

The proposed structure exhibits the following favorable
characteristics:
•

it operates in one-shot which implies no
convergence-time requirements

•

it does not require any feedback, and

•

it does not require any hidden layer
interconnections or tree-search operations, hence
it exhibits low structural as well as operational
complexity.
However, the imaging system is not perfect and the
characters may suffer from noise. The project does
perfect classification of ideal input vectors, and
reasonably accurate classification of noisy vectors.

1.

The image captured from the vehicle stored as
JPEG format

2.

Cropping is done to extract the plate region of the
image containing the characters

3.

Extract image is resized using bicubic interpolation

4.

The colour image is converted into gray.

5.

The contrast between light and dark areas of the
image is enhanced

6.

Gray scale image is now converted to a binary
image, based on a threshold level

7.

This is followed by “segmentation” of the plate. In
the segmentation of plate characters, number plate
is segmented into its constituent parts obtaining the
characters individually.

Edge detection principle is used here. It is done by
finding starting and end points of characters in
horizontal direction. The image is available as an array
of rows and columns, with value 0 or 1. The values
(intensities) of all the rows in a particular column are
added. When the column consists of only white spaces
i.e. no dark portion of any character, the sum is 10,
otherwise less than 10. A sum less than 10 indicates the
‘beginning edge’ of a character. The same approach is
used to detect the ‘ending edge’ of the character, which
is represented by a column of all white spaces. Now
Cropping separates individual characters.
8.

Each individual character is resized to an array of
10x8 pixels, using bicubic interpolation.

Fig. 4 : Hamming net for alphabet recognition
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9.

The 10x8 matrix is converted to a row vector of size
1x80 named ‘t’, with bipolar values 1 and -1. 0s are
replaced with ‘1’,and 1s with ‘-1’. This row vector

acts as the input to the ‘character recognition’
section.
.

Fig. 5 : Process flowchart
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. Output obtained at various stages(fig. 7 to fig. 11 ) for
the given input image(fig.6 )is as follows
Fig.6 : image read into the program

Fig.7 cropping of the region containing characters

Fig. 11 individual character obtained after segmentation

VI. CONCLUSION AND FUTURE SCOPE
NPR is a mass surveillance method that uses OCR
on images to read the number plates on vehicles. Real
time NPR plays a major role in automatic monitoring of
traffic rules and maintaining law enforcement on public
roads. The purpose of this application software is to
investigate the possibility of automatic recognition of
vehicle number plate. Firstly, we extracted the plate
location, then we separate the plate characters
individually by segmentation, and finally we identified
the characters on the number plate using artificial neural
network. The experimental results have shown the
ability of neural network to recognize correctly the
characters on number plate with probability of 90% in
presence of noise. The proposed approach of number
plate recognition can be implemented by police to detect
speed violators, parking areas, highways, bridges or
tunnels.

Fig.8 grayscale image obtain from color image

This paper recognizes vehicle number plate
information using a photograph of the vehicle. It offers
ample scope for future improvement. After further
extension in the future, this project can be made to
overcome its limitations and recognize all types of
number plates correctly. It can be improved to recognize
vanity fonts, characters not placed in the same
horizontal line, and any positional arrangement of
alphabets and numbers. This system is designed for the
identification of Indian number plates and software is
tested over a large number of images. This system can
be redesigned for multinational car number plates in
future.

Fig.9 image obtained after enhancing contrast
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Abstract - In today’s scenario, accurate analysis and characterization of coronary stents has become extremely important for stent
manufacturers. A stent is a small medical device that is used to prevent blood vessels and other hollow passageways in the body
from closing. These stents are sometimes coated with special drugs to prevent excess blood clotting and restenosis or renarrowing of
the vessel. Manufacturing of stents generally involves three processes: laser-cutting, descaling and electropolishing. Defects in the
stent geometry or stent coating can occur due to laser amplification during cutting or due to covering of possible defects or fractures
during electropolishing. In this paper, a finite element analysis mesh of the stent is generated and thermal analysis of the stent is
done to analyze possible defect zones occurring in the stent due to the above mentioned reasons. The Pro-E Wildfire 5.0 software is
used to generate the 3-D solid model of the stent and the modeled components are exported to the ANSYS software in the IGES
format.
Keywords- Coronary stent, design, defect detection, thermal analysis, ANSYS.

I.

initial conditions. steady-state thermal analysis is done
to determine temperatures, thermal gradients, heat flow
rates, and heat fluxes in an object that are caused by
thermal loads that do not vary over time [3].

INTRODUCTION

A coronary stent is a small tube that is used to
widen arteries supplying the heart that have narrowed.
Stents help prevent arteries from becoming narrowed or
blocked again in the months or years after angioplasty.
Stents are also placed in a weakened artery to improve
blood flow and to help prevent the artery from bursting.
The meshwork of stents is usually made of metal, but
sometimes a fabric is used. Fabric stents, also called
stent grafts, are used in large arteries. Some stents are
coated with medicines that are slowly and continuously
released into the artery. These medicines help prevent
the artery from becoming blocked again [1].

II. STENT DESIGN
Typically, stent dimensions vary from 7 to 42 mm
in length. A 7-mm (length) stent, which is a product of
Sahajanand Laser Technology, India, was used for this
study [4]. The stent is made of stainless steel and is cut
using a fiber laser [5]. The voltage at which the laser is
used is about 3 V and the oxygen pressure is 2.5 to 3
bars. Then the process of descaling is carried out, in
which ultrasonic vibrations are given at 70° C to remove
the extra material and oxides which have formed on the
stent surface due to cutting. Lastly, electropolishing is
done, which consists of coating the stent with a
chemical layer for achieving smoothness of the surface
at a temperature of 50±5° C and applying current from
0.06 to 0.2 A.

Sahajanand Laser Technology Limited uses fibre
laser to make coronary stents. A fibre laser can be used
for cutting by exposing material to the intense heat
energy developed by its beam. While intense heat is
capable of vaporising material, the control of that heat is
essential in determining quality [2]. During cutting, it is
possible that the stent can be damaged due to laser
amplification, when the thermal stresses increase on the
stent surface. Also, during electropolishing of the stent
surface using chemicals, it is possible that the defects
generated during cutting get shrouded, which then
cannot be identified through visual inspection.

III. THERMAL ANALYSIS
A. Establishment of Stent model
The pro-E wildfire-5 software was used to build the
3-dimensional solid model of the coronary stent. After
the model is ready, it is then taken for analysis in the
ANSYS software.

In this paper, steady-state thermal analysis calculates
the effects of steady thermal loads on a system or
component. A steady-state analysis is performed before
doing a transient thermal analysis, to help establish
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B. FEM equation of thermal analysis

IV. RESULTS OF THERMAL ANALYSIS

The goal of thermal analysis in structural mechanics
is to determine defects through heat conduction problem
[6].

Results of FEA mesh generation and thermal properties
of stent component are shown below:
Table – 1 : FEA mesh generation and thermal properties

The curved stent surface is subject to heat fluxes α1
and α2 in the X-Y directions in cross-section of the stent.
The material is stainless steel with thermal conductivity
K. Its equation is given as:
K∂2T/∂x2+ K ∂2T/∂y2 = 0

Material
Assignment
Stainless steel
Thermal strain effects
Yes
Global Coordinate System
X
3.182e-003 m
Y
3.9653e-003 m
Z
6.e-005 m
Statistics
Nodes
1554
Elements
148
Steady-state thermal parameters
Temperature
55°C
Directional heat flux
0.00051539 W/m2 (Max)
Total heat flux
0.00074217 W/m2 (Max)

(1)

The natural boundary conditions are already
included in the element equations. Element matrices
[K]e and the global (assembled) matrix [K] are always
singular before applying the boundary conditions. In
structural applications, having fixed nodes prevents the
structure from moving in space as a rigid body when
external load is applied.
C) Thermal analysis of the Stent
The thermal analysis of the stent is carried out step-wise
via the following phases:
1) The modeled components of the stent are exported
to the IGES format, which the ANSYS software is
able to retrieve for pre-processing of the part.
2) Meshing
ANSYS provides the meshing module, MESH, in
the pre-processor phase within the package. This
process divides the whole geometry of the part of
the stent into number of small elements. Here, for
the meshing of stent, nodes, which are square or
tetrahedral shaped elements, were used. A total of
elements and nodes were generated.

Figure 1. Mesh analysis of stent component
B. Results of thermal analysis are shown below:
TABLE-II : THERMAL ANALYSIS

3) Load constraints

Structural steel > constants
Density
7850 kg m^-3
Coefficient of Thermal
1.2e-005 C^-1
Expansion
Specific Heat
434 J kg^-1 C^-1
Thermal Conductivity
60.5 W m^-1 C^-1
Resistivity
1.7e-007 ohm m
Compressive Ultimate Strength
0
Pa
Compressive Yield Strength Pa
2.5e+008
Tensile Yield Strength Pa
2.5e+008
Tensile Ultimate Strength Pa
4.6e+008
Structural steel > Strain-life parameters
Strength Coefficient Pa
9.2e+008
Strength Exponent
-0.106
Ductility Coefficient
0.213
Ductility Exponent
-0.47

This phase plays an important role in the thermal
analysis of the stent, because it defines different
forces acting on the stent with their specific
locations. Examples of forces which act on the
stent can include laser amplification force during
manufacturing, bench thrust, force due to
electropolishing of the stent, etc.
4) Boundary condition constraints
According to actual working conditions, boundary
conditions are constrained in ANSYS. The degree
of freedom in the X and Z co-ordinates are fixed
along the curve of the stent, while the degree of
freedom in the Y co-ordinate is constrained on the
upper part of the semi-circular surface of the stent
hole.
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V. CONCLUSION

Cyclic Strength Coefficient Pa
1.e+009
Cyclic Strain Hardening
0.2
Exponent
Relative Permeability
10000
Structural Steel > Isotropic Elasticity
Young's Modulus Pa
2.e+011
Poisson's Ratio
0.3

In the design procedure of coronary stent, structural
rigidity combined with lightness and feasibility in
application must always be the first consideration. The
fundamental design procedure for the stent component
design has been presented in this paper. When the stent
component is designed, care should be taken that there
is enough strength to withstand pressure, inertia forces
and temperature effects. Stent component design by
selecting stainless steel has been evaluated.
Thermal analysis of the stent shows the effect of
directional and total heat fluxes, which define the
possibilities of occurrence of defects on the stent. This
result is far away from the actual chances of failure of
stent.
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Figure 2. Directional heat flux analysis-1
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Figure 3. Directional heat flux analysis-2

Figure 4. Directional heat flux analysis-3



Figure 5. Total heat flux analysis
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Abstract - In this paper, a band-notched planar Ultra wideband (UWB) patch antenna is presented.The rectangular patch antenna
isdesigned ondielectric substrate and fed with 50 Ω microstrip by optimizing the widthof partial ground, the width of the feed line to
operate in UWB. Thisantenna consists of a radiating element with a strip, and a partial ground plane and feeding line has been
demonstrated. With the design, the return loss is lower than 10 dB in 3.1-10.6 GHz frequency range and show the band-notch
characteristic in the UWB band to avoid interferences, which is caused by WLAN (5.15–5.825 GHz) and WiMAX (5.25–5.85 GHz)
systems. In addition, band-notched filtering properties in the 5.15- 5.825 GHz are achieved by adding the strip on the top of the
radiating element. The reconfiguration is carried out by switching the diode ON/OFF.The antenna design is simulated on
electromagnetic (EM) simulation software using FR-4 substrate with dielectric constant of 4.4 and thickness of 1.6 mm.The
proposed antenna has a compact structure and the total size is 15×14.5 mm2.The simulation result shows the close agreement.The
parameters that affect the performance of the antenna in terms of its frequency domain characteristics are investigated.The proposed
antenna is easy to integrate with microwave circuitry for low manufacturing cost. The antenna structure is flat, and its design is
simple and straightforward geometrically small, hence embedded easily in wireless communication systems.
Keywords - Band notched, Patch antenna ,partial ground plane and Reconfigurable Antenna.

I.

UWB systems. Ideally, the UWB antenna should be
compact, planar, low cost and reliable [11].

INTRODUCTION

With the development of modern wireless and
mobilecommunication, ultra-wideband (UWB) systems
have recentlyattracted attention owing to several
advantages, includinghigh-speed data rate, small size,
and low power consumption.According to the Federal
Communications Commission (FCC)document, the
frequency
band
of
the
UWB
(category
ofcommunications and measurement systems) should be
between3.1 and 10.6 GHz in 2002 for the use of indoor
and hand-held systems[1].UWB antennas have
enormous attention in both academia and industry for
applications in wireless transmission systems [2].
Impulse-Ultra wideband (I-UWB) is a carrier less short
range communications technology in which its
transmission occupies a bandwidth of more than 20% of
its center frequency (>500 MHz) [3].Wireless
communication systems have developed rapidly in
recent years, an antenna as a front component is
required to have a wide band, good radiation
performances and sometimes switchable ability [4-5].
To obtain the switchable ability of the antenna, the
concept of a reconfigurable antenna was proposed a few
years ago [6-9]. To undertake the effect caused by the
frequency interference from WLAN (5.15–5.825 GHz)
and WiMAX (5.25–5.85 GHz) systems, some UWB
antennas with band-notched feature have been
designed[10]. Antenna also plays an essential role in

From a systems point of view, the response of the
antenna should cover the entire operating bandwidth,
and the antenna should be non-responsive to signals
outside the specified band [12]. A directional antenna
concentrates the energy into a narrow solid angle
compared with an omni-directional antenna; and
generally, it requires being relatively large compared to
the omni-directional one. Before the 1990's, all the
proposed UWB antennas were based on general
volumetric structures [13]. UWB have wide applications
in short range and high speed wireless systems, such as
ground penetrating radars, medical imaging system,
high data rate wireless local area networks (WLAN),
communication systems for military and short pulse
radars for automotive even or robotics. The antenna is
one of the crucial components, which determine the
performance of UWBsystem [14]. In the past, one
serious limitation of the microstrip antenna was its
narrow bandwidth characteristics, being 15 to 50% that
of commonly used antenna elements such as dipoles,
slots, and waveguides horns [15]. This limitation was
successfully removed achieving a matching impedance
bandwidth ratio it was necessary to increase the size,
height, volume or feeding and matching techniques [16]
Generally, UWB communication antennas require low
voltage standing wave ratio (VSWR<2), constant phase
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steps, a copper strip, a partial ground plane, and a feedline. The antenna structure was designed on FR-4
substrate having dielectric constant of 4.4 and thickness
of 1.6 mm. The design was simulated using EM
Simulation software.The substrate dimension is
30×35mm2. The design antenna has the following
optimized parameters:
= 15mm,
= 12mm,
=14.5mm,
=1.5mm,
=1mm,
=2mm,
=0.4mm
1.4mm =10.8mm,
=9.4mm,
=2.8mm, =2.4mm, =6.2mm that is
shown in Fig. 1. The gap between radiating patch and
ground plane is 1.6mm.The antenna is fed using a 50Ω
microstrip line whose width is calculated using the wellknownmicrostrip line design equations. The spacing
between the strip and the patch element shows the
significant role on good impedance matching across the
operating band. The strip placed at the center of the
patch can be devoted to generating desirable resonance
for the stopband operation. The square radiating patch
antenna with steps, a partial ground plane, feed line and
square strip parameters was optimized to get desired
response. Therefore, the geometric parameters of
theproposed structure can be adjusted to tune the return
loss and bandwidth over wide range of frequency.

center, constant group delay, and constant gain over
entire operating frequency band [17].
In this paper, an UWB patch antenna is presented.
The planar UWB patch antenna is designed with copper
strip of desired operating frequency range with bandnotch characteristic. The antenna consists of a square
patch, a cooper strip, a partial ground plane and feeding
line. This antenna is easy to integrate with microwave
circuitry for low manufacturing cost. Optimum
dimension of the antenna is obtained by simulating the
design.In the Section II of this paper describes the
antenna design. The computer simulation and measured
results are presented in sectionIII. Finally, the paper is
concluded in Section IV.
II. ANTENNA DESCRIPTION
The proposed design of UWB antenna is simple and
compact that introduces low distortions with large
bandwidth. The planar UWB antenna with the
capabilityto notch frequencies within the 5.15–5.85 GHz
band isillustrated in Fig. 1. It shows the whole geometry
with detailed design parameters of the proposed UWB
band-notched antenna.

III. RESULTS AND DISCUSSION
The proposed antenna is optimized by using
electromagnetic (EM) simulator software. A planar
antenna was designed and the return loss was measured.
The rectangular strip used in design is very easy to
reconfigure by connecting strip as diode between
connectors.There are two different configurations, when
diode is in off-state then antenna passes the complete
UWB range, when diode is in on- state then antenna
rejecting the frequency band of WLAN and WIMAX.
Fig. 2 shows the simulated results for return loss of this
antenna with and without copper strip. The overall goal
of the proposed antenna design is to achieve good
performance in the return loss below -10 dB. Suitable
antenna geometry is needed for this reason. The
proposed UWB antenna shows the simulated operating
frequency band 2.87-12.13 GHz.The rectangular strip
rejecting the frequency band of about 4.88–5.85GHz, so
the effects due to the frequency interference can be
avoided well.

(a)

(b)
Fig.1 : Antenna configuration (a) front (b) back view
Fig. 1 illustrated the configuration of the proposed
antenna, which consists of a square patch with two
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Fig. 2 : Simulatedreturn loss of the antenna with notched
band behavior.
Fig. 3shows the simulated result of VSWR against
frequency (GHz). The VSWR of the antenna is closely
related to the return loss. VSWR values from 1 to 2
throughout the frequency region except from 4.88 GHz
to 5.85 GHz. Since UWB characteristic requires the
VSWR to range from 1 to 2, the frequency region from
4.88 GHz to 5.85 GHz for the measured result does not
agree with the UWB characteristic. Based on the
simulated results, the proposed antenna exhibits good
UWB characteristics and operates from 2.87 GHz to
12.13 GHz. It complies with the VSWR range from 1 to
2 throughout the impedance bandwidth.

(a)

(b)
Fig. 4 : Simulated radiation patterns of the antenna in (a)
E-plane (b) H-plane at f=6GHz

Fig. 3 : Simulated VSWR of the antennawith band
notched behavior.
The radiation patterns of the proposed monopole
antenna at 6, 8 and 10 GHz along both E-plane and Hplane are simulated. Fig. 4 shows the radiation pattern of
the antenna at 6 GHz. Fig. 5shows the radiation pattern
of the antenna at 8 GHz. Fig. 6 shows the radiation
pattern of the antenna at 10 GHz. From the UWB
applications point of view the antenna is required to
have an omnidirectional radiation pattern.
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(a)

(b)
Fig. 6 : Simulated radiation patterns of the antenna in (a)
E-plane (b) H-plane at f=10 GHz

(b)
Fig. 5 : Simulated radiation patterns of the antenna in (a)
E-plane (b) H-plane at f=8 GHz

IV. CONCLUSIONS
In this paper, reconfigurable rectangular microstrip
patch antennas with partial ground for UWB
communication systems have been designed. A
reconfigurable ultra wideband patch antenna is
presented with 2.87– 12.13 GHz frequency range, and
rejecting the frequency band of about 4.88–5.85GHz.
The antenna size is 15×14.5 mm2.The measured results
of the proposed antenna satisfy the 10-dB return-loss
requirement for UWB as defined by the FCC.The
antenna structure is flat, small, and its design is simple
and straightforward. The proposed UWB antenna
structure can be used in future UWB systems. It can
tackle the frequency interference from WLAN and
WIMAX.

Radiation pattern of the antenna at frequency 6, 8
and 10 GHz shows that the radiation pattern is quite
stable as the frequency changes with a nearly
omnidirectional radiation patterns across its operational
bandwidth.Figs. 6, 8 and 10 show the simulated xzplane and yz-plane radiation patterns at different
frequencies, which show good agreement. It can be
observed that in both planes the antenna exhibitstwo
independent orthogonal linear polarizations, which
correspond to the separate x-directed and y-directed
currents on the antenna ground plane.Nearly good
omnidirectional patterns have been observed.

The proposed antenna can easily and flexibly adjust
its stopbandproperty so that better radiation performance
can be achieved. With the help of this tunable stopband,
frequency interference issues may be better addressed as
well. Furthermore, properties such as good
omnidirectional
coverage,
stable
transmission
characteristics indicate that the proposed compact
antenna is well suitable for integration into UWB
portable devices.
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Abstract - Image compression is the widely used application of wavelet transform for reducing the amount of data required to
represent the image. Image compression is essential for transmission and storage in databases. This paper describes the wavelet
transform based image compression.
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I.

system. In reverse stages de-quantization takes place
which is followed by inverse transform to estimate the
original [5]. Figure 1 shows the stages of the system.
Here “X” is the input image and after encoding it is
transmitted over channel or stored. This image is
reconstructed after the inverse transform in reverse
stages.

INTRODUCTION

Uncompressed images need considerable storage
capacity and transmission bandwidth. Image
compression is done by removing one or more of three
redundancies these are coding, interpixel, psychovisual
redundancy [1, 7]. Wavelet transform has become an
important technology in image data compression. They
are well acknowledged for examining non-stationary
signals [3].
Image compression in wavelet basis produces as
many coefficients as there are pixels in the image. All
the information is in the small number of wavelet
coefficients thus they can be compressed more easily.
Large number of coefficients can be truncated to zero
with little degradation of image. Wavelet based image
compression exhibits two characteristics. First is that as
number of coefficients kept is known, the compression
and fidelity of the image can be determined. Secondly it
is easy to preserve the fidelity of the specific region in
the image and compression could be performed on the
rest of the image [4]. This paper presents method for
image compression based on wavelet transformation and
is structured as follows. Section II presents the wavelet
compression scheme. In section III, transformations
taking place are discussed. Section IV presents
quantization of wavelet coefficients. In section V
entropy coding is discussed, finally conclusion is made
in section V.

Fig. 1 : Block representation of a general transform
coding system [5].
The image is converted into transformed domain in
transformation stage which exhibits energy packing
property. In quantization stage the number of bits of
transform coefficients is reduced which results in loss of
data. Transform coefficients not making significant
contribution to the visual appearance and total energy of
image can be discarded or small number of bits can be
used for their representation while other coefficients are
quantized in proper fashion. Visual redundancies are
reduced through such operations [6]. At the end of the
whole encoding process entropy coding takes place, in
which the code words are assigned to the outputs that
are most frequently occurring and to the unlikely
outputs in such a way that it reduces coding redundancy
and thus reducing the overall size of the bit stream [7].

II. WAVELET COMPRESSION SCHEME
Transform based image compression system
essentially has three stages; these are transformation,
quantization and entropy coding. The forward process in
system towards compression is called encoding and
decoding is composed by the reverse stages of the
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III. TRANSFORMATION
Continuous Wavelet Transform (CWT) and
Discrete Wavelet Transform (DWT) are the two cases of
wavelet theory. Sinusoidal time varying signals are
analyzed
by
continuous
wavelet
transform.
Implementation of CWT is difficult and results in
redundancy. Whereas discrete wavelet transform is more
efficient and has the advantage of extracting non
overlapping information about the signal [3]. Series of
cascaded filters describes the best way to wavelet
transform. Figure 2 shows an example of two channel
filter bank applied to a 1-dimensional signal. The input
image here is “X (n)” and is fed to high pass filter “H1”
and low pass filter “H0” separately. The output of two
filters is then sub sampled. The reconstruction is done
by synthesis filters “G1” and “G0” which take the up
sampled “yL” and “yH” as inputs.

Fig. 4. Two levels Wavelet Decomposition applied on
an image [3].
Acting similarly on four sub bands further
decomposition can be achieved and it is performed
according to the requirement [3].
IV. QUANTIZATION
Till this stage no compression of the image is done.
The purpose of quantization is to reduce the values of
the transformed coefficient in order to reduce the
precision of the sub bands and achieve the compression,
large number of input values are quantized into smaller
set of output volumes. Original signal cannot be
recovered after the quantization level thus it is very
important to develop quantization strategy according to
the requirement which enables selectively quantizes the
wavelet coefficients in order to preserve the image
fidelity. Wavelet transformation data deals with high
resolution data and low resolution data and depending
upon the region under quantization, strategy is formed
[8].

Fig. 2 : Wavelet transform analysis and synthesis system [8].

The 2-dimensional transform can also be obtained
by implementing two 1-dimensional transforms. This
implementation first performs the 1-dimensional
wavelet transform in row direction and it is followed by
one dimensional wavelet transform in Column direction
as shown in figure 3 [8].

V. ENTROPY CODING
Entropy coding is the last stage to complete
compression without adding distortion. The smallest
possible number of bits to represent the sequence is
defined as the entropy [7].

H = −∑ pi log 2 pi
i

Fig. 3 : 2-dimensional Wavelet transform filter bank [7].

Here,

This splitting of the image into four sub bands is
referred as LL, HL, LH, and HH as shown in figure 4
[3].

pi is the probability of the i th symbol. The

sum of the probabilities would be equal to one. Entropy
is also defined as the length of binary code over all
possible symbols [7]. In this, source coding algorithms
such as arithmetic coding and Huffman coding are
employed. Through Huffman coding shorter code words
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are assigned to symbols that occur more frequently and
large code words are assigned to symbols that occur less
frequently. Where as in Arithmetic coding do not
require code word to correspond to a symbol but a
sequence of input symbols can be allocated with any
real numbers [7, 8].

[3]

Tripatjot Singh, Sanjeev Chopra, Harmanpreet
Kaur, Amandeep Kaur, “Image Compression
Using
Wavelet
and
Wavelet
Packet
Transformation,” in IJCST Vol. 1, Issue 1,
September 2010, pp. 97-99.

[4]

Armando Manduca, “Interactive Wavelet-Based
Image Compression with Arbitary Region
Preservation,” Potentials IEEE, Vol. 2, 1992, pp.
1224-1226, doi: 0-7803-0785-2/92.

[5]

Eleftherios Kolfidis, Nicholas Kolokotronics,
Aliki vassilarakou, Sergios Theodoridis, Dionisis
Cavouras, “Wavelet-based medical image
compression,”
Elsevier
Science,
Future
Generation Computer Systems 15, 1999, pp. 223243, doi: 0167-739X/99.

[6]

Tzu, Heng Henry Lee, “Introduction to Medical
Image Compressin using Wavelet Transform,”
Time Frequency Analysis and Wavelet transform
Term Paper, Universty of Taiwan, Dec. 2007, pp.
2-11.

[7]

Gonzalez & Woods, Digital Image Processing
(2002), pp. 431-532.

[8]

Jun Wang and H. K. Huang, “Medical image
Compression by Using three-Dimensional
Wavelet Transformation,” IEEE Transactions on
Medical Imaging, Vol. 15, No. 4, August 1996,
pp. 547-554, doi: 0278-0062/96.

VI. CONCLUSION
In this paper we have presented the wavelet
transform based compression. Wavelet based image
compression could be of lossless or lossy in nature.
Thus it has a wide scope in image compression and is
more efficient. The discussion in this paper gives the
vision of methodology and strategy of image
compression using wavelet transformation. There is
urging for transfer of good image quality with lesser
number of bits thus image compression exhibits. The
image is reconstructed by decompressing and inverse
transforming the wavelet coefficients.
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Abstract - For any endeavor in wireless technology to be successful we need to consider its performance with respect to quality. Our
paper will focus on describing various QoS parameters for a high performance Wimax network based on various QoS service
classes. In this paper explanation of five QoS service classes in Wimax networks is done. Various QoS parameters are described and
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I.

The primary goal of a good QoS is to provide priority
including better throughput, controlled jitter and latency
(required by some real-time and interactive traffic), and
improved loss characteristics. Before describing the QoS
parameters in detail, a brief description of QoS service
classes is done.

INTRODUCTION

A. Introduction to Wimax Technology
The much anticipated technology Wimax stands for
worldwide interoperability for microwave access. It
aims to provide business and consumer wireless
broadband services on the scale of the metropolitan area
network (MAN). It is based on Institute of Electrical and
Electronics Engineers 802.16 standard [1], [2]. This
technology has a target range of up to 31 miles and a
target data transfer rate exceeding 100 Mbps [3]. Wimax
supports various multimedia applications like VoIP,
voice conference and online gaming. The IEEE 802.16
technology (Wimax) is a better alternative to 3G or
wireless LAN networks for providing last mile
connectivity by radio link due to its high data rates, low
cost of deployment and large coverage area and Ease of
Use [3].

II. QOS SERVICE CLASSES IN WIMAX
The QoS is granted on the basis of type of
application and service under consideration. For
example, a user sending an email needs no real-time
data stream like another user having a Voice over IP
(VoIP) application. To provide the service parameters
respectively, the traffic management is necessary. There
are four main service classes named as UGS, rtPS,
nrtPS, BE but there is a fifth type QoS service class
which is added in 802.16e standard, named as: extended
real-time Polling Service (ertPS). These services are
prioritized in decreasing order. Within all these classes
of services resources are allocated to manage and satisfy
the QoS of higher priority services. In general, IEEE
802.16 has five QoS classes classified as follows [3].

B. Quality of service (QoS)
The word “Quality” is always termed as the degree
to which a set of inherent characteristics fulfills a
particular requirement. The term Quality of service
refers to the probability of the telecommunication
network meeting a given traffic contract. In the field of
networking it could be termed as the probability of a
packet successfully passing between two points in the
network. QoS actually is the ability of network element
(e.g. an application, host or router) to have some level of
assurance that its traffic and service requirements would
be satisfied. As the name suggests that it is a measure of
how reliable and consistent a network is, there are a
number of parameters that can be used to measure its
level of performance in a particular network like
Wimax. These include throughput, transmission delay or
packet delay, delay jitter, percentage of packets lost etc.

A. Unsolicited Grant Services (UGS)
The UGS scheduling service type is designed to
support real-time data streams consisting of fixed-size
data packets issued at periodic intervals. This would be
the case, for example, for TI/EI classical PCM (Pulse
Coded Modulation) phone signal transmission and
Voice over IP applications. In a UGS service, the Base
Station provides fixed size data grants at periodic
intervals which eliminates the overhead and latency of
Service Station requests.
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B. Real-time Polling Services (rtPS)
The rtPS scheduling service type is designed to
support real-time data streams comprising of variablesized data packets which would be issued at periodic
intervals for example, for MPEG (Moving Pictures
Experts Group) video transmission. This service
requires more request overheads than UGS, but provides
variable grant sizes for optimum real-time data
transport.

service(UGS)

dependent
applications

Real
Time
Polling
Service (rtPS)

For
variable
rate and delay
dependent
applications

Streaming
audio , video

Extended Real
time Service
(ertPS)

For
variable
rate and delay
dependent
applications

VOIP
and
Silence
Suppression

Non real time
polling
service
(nrtPS)

Variable
and
non real time
applications

FTP

Best
(BE)

Best effort

Email , Web
Traffic

Variable
rate
and
delay
independent

FTP

C. Non-Real-time Polling Services (nrtPS)
The nrtPS is designed to support delay-tolerant data
streams consisting of variable-size data packets for
which a minimum data rate is required. The standard
considers that this would be the case, for example, for
an FTP transmission. In the nrtPS scheduling service,
the BS provides unicast uplink request polls on a regular
basis, which guarantees that the service flow receives
request opportunities even during network congestion. It
is quite similar to rtPS except that it uses contention
based polling.

Non real time
polling
service
(nrtPS)

D. Best Effort (BE)
The BE service is designed to support data streams
for which no minimum service guarantees are required
and therefore may be handled on a best available
basis..Unlike nrtPS, BE service is defined for those
applications which have minimum delay requirements.
For BE, QoS parameters are so chosen such that they
provide scheduling service to support data streams for
which no minimum allocation are granted. For BE
service there is no QoS guarantee like email or File
transfer protocol (FTP). The only difference between
nrtPS and BE services is that nrtPS connections are
reserved a minimum amount of bandwidth using
minimum reserved traffic rate QoS parameter [5].

III. TYPES OF QOS PARAMETERS
The QoS is majorly provided by the network itself
and may be described by various objective parameters
called as QoS parameters which affect the performance
of Wimax network. QoS more narrowly refers to
meeting certain requirements typically, throughput,
packet error rate, delay, and jitter—associated with a
given application or a service class [6]. The table 2
shows various QoS parameters and service classes
which are affected by these parameters. Six main QoS
parameters which mainly affect Wimax performance are
explained below in detail.

E. Extended Real Time Polling Service (ertPS)

A. Maximum Sustained Rate

This service class is designed for to manage traffic
rates and transmission policies as well as improving
latency and jitter in 802.16e. This is the scheduling
mechanism based on the efficiency of both UGS and
rtPS [5].

It is the peak information rate for a given service
and is expressed in bits per second [5]. Sustained rate of
a particular traffic is measured in terms of number of
packets delivered in a span of time duration taken or in
other words it could be called as the rate of change of
traffic w.r.t time. The value of maximum sustained rate
thus affects every service class defined in Wimax.

The Table 1 gives a brief description and
applications of service classes defined in Wimax. These
five service classes have distinct applications and are
used uniquely on particular type of traffic involved. The
QoS parameters therefore affect these service classes
depending upon the application involved.

B. Minimum reserved traffic rate
Minimum reserved traffic rate parameter specifies
the minimum rate, in bits per second, reserved for a
given service flow [5]. So the QoS algorithms are
designed in such a way that the value of minimum
reserved traffic rate should be maintained. This is also a
critical global parameter like maximum sustained rate
which affects only the rtPS and nrtPS service classes of
a Wimax network [5].

Table 1. Service Classes defined in Wimax
Service Class

Description

Applications

Unsolicited
Grant

For constant Bit
rate and delay

VOIP

Effort
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C. Maximum latency tolerance

traffic rate

It is the upper bound of latency between reception
of a data packet from the network from the network
interface at transmitter side and forwarding of it to the
radio interface. Latency tolerance is measured by the
time taken by the data to make a round trip of the
network and is central for applications that use real time
communications like voice and video. It also caused by
queuing for transmission at the node and buffering data
for detouring [9]. This metric describes the packet
delivery time. The less the value of latency/ delay is, the
better is the application performance.

Maximum
latency

√

√

Jitter
tolerance

√

√

Packet loss

√

√

√

√

√

Throughput

√

√

√

√

√

IV. RELATED WORK
Many authors have worked on the various QoS
parameters for different service classes in Wimax. A
survey is been done on various Wimax QoS parameters
which affect the performance of a Wimax network in
various scenarios. The survey suggests that these critical
QoS parameters are essential in underlining the
performance of a Wimax network.

D. Jitter tolerance
Jitter is caused when the packets arrive at different
queuing times or due to different routes taken by the
communication nodes. Jitter is commonly used as an
indicator of consistency and stability of a network. This
maximum deviation is measured in milliseconds.
Measuring jitter is critical element to determining the
performance of network and the QoS the network offers.
At higher levels of jitter the QoS decreases. It effects
both UGS and ertPS services.

In [7] Rohit A. Talwalkar and Mohammad Ilyas
analyzed various critical QoS parameters like
throughput, packet loss, average jitter and average delay
for different types of service flows as defined in Wimax.
In their analysis, a Wimax module is developed on the
network simulator (ns-2). Various real life scenarios like
voice call, video streaming were set up in simulation
environment. The simulation results for VoIP traffic
were observed and the highest throughput was observed
for UGS service flow because UGS has minimum loss
of packets. The throughput for other service flows like
rtPS traffic and BE traffic is very similar. The analysis
on average jitter showed that the BE (best effort) service
flow has the highest jitter. The average jitter for UGS
service flow does not change as the nodes increases and
the value obtained was small. So it was concluded that
the UGS service flow had the highest throughput, least
packet loss and lowest average jitter for the VoIP traffic.
As far as the video traffic is concerned rtPS service flow
appeared to be the most optimized for streaming video
traffic but UGS appeared to perform well in terms of
packet loss and average jitter is concerned but the
bandwidth is no properly utilized in this service flow for
streaming video traffic so rtPS is better than UGS in
video traffic.

E. Throughput
Throughput is a measure of the date rate (bits per
second) generated by the application. Throughput is also
used interchangeably with bandwidth which is the
measure of number of bits which can be transferred to a
recipient at a given time. The value of throughput
should be high or else it affects every service class
defined in Wimax.
F. Packet loss or corruption rate
Packet loss denotes the number of packets that are
lost in transmission from sender to receiver, measured as
the percentage of packets that are lost as the proportion
of the total volume of packets. Packet loss affects the
perceived quality of the application. Several causes of
packet loss or corruption would be bit errors in an
erroneous wireless network or insufficient buffers due to
network congestion when the channel becomes
overloaded [7]. Every service class of Wimax is affected
by this parameter. It is essential to have a low packet
loss rate for a high performance Wimax network.

In [8], a location based performance analysis was
done by Rakesh Kumar Jha, Idris Z. Bholebawa and
Upena D. Dalal . In this paper they made different
scenarios for two types of MAC layer QoS and they are
UGS and rtPS having application of Voice over IP
(VoIP) and MPEG respectively. A Wimax coverage
area between Bhusawal, Balwadi and Jalgam of around
25-30 km was taken to resemble a practical
consideration. A network model was made using
OPNET modeler for different scenarios. Performance
analysis of two critical QoS parameters which are delay

Table 2. QoS parameters in different classes
Parameter

UGS

Ertps

rtps

nrtPS

BE

Maximum
sustained
rate

√

√

√

√

√

√

√

Maximum
reserved

√
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the analysis showed that if the losses are bigger that
0.1% then we will have problems in QoS. So we can see
that this parameter is very critical for QoS. But, also the
two other parameters are very fundamental for QoS.

and throughput (packets / seconds) was done with
respect to simulation time. It was observed that there
are a lot of factors involved i.e. distance between nodes
(Fixed and Mobile) from Base Station altitude and Line
of Sight is different in different scenario with client with
location with respect to BS. As the nodes are distributed
randomly in every scenario, that’s why throughput is not
directly reflected (inversely proportional) to delay
performance, the same concept is also applied for load.
So QoS is effected with different Application (here
Voice over IP Telephony and MPEG).

In [12], Sheetal Jadhav, Haibo Zhang and Zhiyi
Huang did the performance evaluation of Quality of
VoIP in Wimax networks and designed simulation
modules in OPNET for Wimax and UMTS, they then
carried out extensive simulations to evaluate and
analyze several important QoS performance metrics
such as Mean Opinion Score (MOS), end to- end delay,
jitter and packet delay variation. In the end the
Simulation results show that Wimax outscores the
UMTS with a sufficient margin, and is the better
technology to support VoIP applications compared with
UMTS. So this shows that these performance metrics
are critical in measuring the performance of broadband
technologies.

In [9] a performance analysis of routing protocols in
Wimax networks was done by the authors, to suggest
the importance of routing protocols on QoS offered by a
Wimax network. A study and comparison on the
performance of three routing protocols (AODV, DSR,
and DSDV) for Mobile Wimax environment was done.
An assumption of each subscriber station has its routing
capabilities within its own network was prepared. The
QoS parameters including Packet Delivery fraction
(PDF), Throughput, End to End Delay, and number of
packet dropped were identified. The study used NS2
simulator for the comparison on the performance
analysis. Successfully results found that AODV protocol
outperform the DSR and DSDV. So it was suggested
that the routing protocol also affect the QoS of the
network too.

In [13], Eliamani Sedoyeka, Ziad Hunaiti and
Daniel Tairo conducted an evaluation of Wimax QoS
parameters in a developing country’s environment. The
research was conducted in Tanzania, a developing
country in east Africa, testing a commercially available
Wimax broadband service. The researchers tested
various QoS parameters like throughput, packet loss,
delay and link stability. They also investigated non
technical issues like helpline facilities and over all users
experienced QoS. The results showed that Wimax is
capable of tackling these technical challenges faced by
the various developing country’s by delivering low cost
broadband connectivity with good QoS.

In [10], the authors conducted a statistical analysis
of QoS parameters of mobile Wimax. Two important
QoS parameters of VoIP service in Mobile Wimax
network were end-to-end one way delay and jitter. The
paper presented the statistical analysis for these two
parameters. The sampled data is analyzed with "ChiSquare Goodness-of-Fit Test, Kolmogorov-Smirnov and
Anderson-Darling test" to test the distribution of parent
population and then confidence level with minimum
number of samples. The authors considered about 400
samples for end-to-end (E2E) one way delay and jitter
for the analysis. The maximum delay is 63.57 ms and
the minimum delay is 31.77. The maximum and
minimum values of jitter are 9.8ms. and 0.23ms. It was
showed that the jitter can be analyzed by Generalized
Extreme Value Distribution and end-to-end one way
delay can be analyzed by logistic distribution. The
authors also provided the minimum sample size for the
parameter estimation of the two important QoS
parameters like jitter and end-to-end one way delay
which showed that these parameters are critical in
defining the performance of a Wimax network.

V. CONCLUSION
Measurement of QoS is essential for any Wimax /
broadband wireless communication. In order to ensure
that a user- centric broadband experience becomes a
reality, the broadband wireless access networks must
meet a number of Quality of Service (QoS) parameters,
including guaranteed throughput, and low delay, jitter
and packet loss. Today in broadband wireless access
(BWA) the perception is that as adoption grows, so does
the need for guaranteeing a good QoS. The issue of
QoS, therefore, has become a critical area of concern for
suppliers of broadband wireless access equipment and
their customers too. Enforceable QoS is an essential
foundation for widespread acceptance of broadband
wireless, since it allows for more efficient sharing of the
operator’s infrastructure, as demand for capacity
increases with subscriber take-up. Our paper helps in
describing various essential Wimax QoS parameters
which are critical in determining the performance of a
Wimax network. A thorough and exhaustive survey
emphasizes the same fact. Therefore our paper helps in

In [11], the authors analyzed the QoS requirements
for delivering IPTV over Wimax networks using fuzzy
logic and for that QoS parameters like delay, bandwidth
and losses were taken into consideration. The Analysis
of these metrics was made with MATLAB software and
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understanding these critical QoS parameters which helps
in improving QoS for a given Wimax network.

[9].
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Abstract - E-governance will become more and more present around the world in the next few years. Internationally most countries
are in the early stages of e-governance. A good start has been made in Europe, USA and in other Westernised countries such as
Australia and Singapore. Over the coming years also developing countries and their citizens can also benefit from e-governance.
This paper explores the necessary attributes of a governance-centric initiative under the banner ‘excellent e-governance in
development’ and describes a methodology called ‘e-governance engineering', which if used will ensure excellence in e-governance
implementations.
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I.

is the subset that acts with authority and creates formal
obligations.

INTRODUCTION

In the past government organisations have paid
little attention to service quality or responsiveness to
clients, but this changed with the movement termed
“new public management” (NPM) which occurred in
most developed nations around 1990s (Hughes, 2003;
Saxena, 1996). The NPM emphasises professional
management
practices
(rather
than
simply
‘administration’) including service quality, performance
management and risk management (Leeuw, 1996). E
governance is perhaps the second revolution in public
management after NPM, which may transform not only
the way in which most public services are delivered, but
also the fundamental relationship between government
and citizen (The Economist, 2000). At the level of basic
factors (government accountability and general
acceptance of state institutions), e-governance
contributes to the functioning of democracy by online
provision of government information which would
otherwise be difficult to obtain or unavailable, and
through online debates and plebiscites (Teicher, Hughes
& Dow, 2002).

In summary, e-government is not only modernising
public administration through ICTs but it is a key
enabler in the building of citizen-centric, cooperative,
“seamless”, but polycentric, modern governance
(Leitner, 2003). Within this broad definition, there are
the following dimensions which reflect the functions of
government itself:
E-services: the electronic delivery of government
information, programmes, and services.
E-commerce: the electronic exchange of money for
goods and services, such as citizens paying taxes and
utility bills, renewing vehicle registration, and paying
for recreation programmes, or government buying office
supplies and auctioning surplus equipment.
E-management: the use of ICTs to improve the
management of government (from streamlining
government processes to improving the flow of
information within government offices). The three
abbreviations in the figure, G2C, G2B and G2G are
explained in Figure 1.

II. E-GOVERNANCE DEFINITIONS
E-governance, meaning ‘electronic governance’ is
using information and communication technologies
(ICTs) at various levels of the government and the
public sector and beyond, for the purpose of enhancing
governance (Bedi, Singh and Srivastava, 2001; Holmes,
2001; Okot-Uma, 2000). According to Keohane and
Nye (2000), “Governance implies the processes and
institutions, both formal and informal, that guide and
restrain the collective activities of a group. Government

Internal
G2G:
Government to
Government

X
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e-democracy

e-government

X

X

line. “We plan to set the pace for e-governance for other
departments of the government. We are hopeful that by
the end of the year, it would be possible to take all
decisions electronically.

External
G2C: Government
to Citizen
G2B: Government
to Business

India – New Internet law to enable digital signatures
X

The Indian government has framed detailed rules
and appointed an official structure under its eCommerce law to enable digital signatures and
transactions. The act will enable paperless transactions
with legal certification. So far, such deals have been
done on trust or with back-up paperwork. With this law
the legal transfer and use of electronic documents in
Indian governance has been enabled.

Fig. 1: Main group interactions in e-governance
III. E-GOVERNANCE IN DEVELOPMENT IN
INDIA
India - Use of Information Technology for Delivering
Quality Health Care to the Rural Population.

Challenges for Development

In India an e-governance project has been started
that will help to reduce or eliminate the redundant entry
of data prevalent in paper registers, automatically
generate Auxiliary Nurse Midwives’ (ANM) monthly
reports, and make data electronically available for
further analysis and compilation at higher levels of the
health care system. It will train the health workers in the
use of Personal Digital Assistance (PDA) to process
data with ease. The PDAs are designed to cater to the
semi-literate levels of the health workers. The 40-60%
reduction in time for the health workers to process the
data can be used to deliver quality health care. On
successful completion, the project will be extended to
different sites in other districts of these states and
eventually to the national level.

The challenges of e-governance for developing
countries are investigated. Four analyses are presented,
with a focus on the following aspects of e-governance:

India – Transformation to e-Government: approvals
are now just a click away

Economic Aspects

Political Aspects
Political aspects related to e-governance are e.g. the
formulated strategy and policy, laws and legislation,
leadership, decision making processes, funding issues,
international affairs, political stability.
Social Aspects
Examples of some of the social aspects related to egovernance are people, (level of) education,
employment, income, digital divide, rural areas vs.
cities, rich vs. poor, literacy, IT skills.

Economical aspects related to e-governance are funding,
cost-savings, business models, e-Commerce, spin-offs
of e-governance.

The Indian Ministry of Information Technology
(MIT) will soon set the pace for hi-tech governance by
embracing e-governance in a big way. The ministry is
developing a software tool to process a wide variety of
proposals, including research and development (R&D)
proposals, online. Decisions on these proposals will also
be online. Such software will not only get rid of red
tape, but will also increase transparency. Files and
dossiers will no longer have to move from table to table.
Officials at various levels will have to give the
necessary clearances done online. Such a move will only
quicken the decision-making process. Also, these
decisions will be open to scrutiny, thus injecting muchneeded transparency into the system. No longer will
Indian people need to pay endless visits to government
offices to get their proposals cleared. Employees of the
MIT have already had a taste of e-governance. They
receive their salaries online, air their grievances either
on non-payment or delay in salaries electronically. They
also have access to their bank account details and can
see their balance on the screen. The entire budgeting in
the Ministry of Information Technology is also done on-

Technological Aspects
As discussed in the previous chapter, technology
will be a bottleneck for e-governance in developing
countries. Technological aspects involve software,
hardware, infrastructure, telecom, IT skilled people,
maintenance, safety and security issues.
Issues in Bringing Excellence to E-government
Applications
Bringing a governance-centric focus, though very
much desirable, is often difficult as it requires
addressing a number of critical issues, some of which
are given below:
•

Defining a citizen-centric or governance-centric
vision for the e-governance projects. Often
egovernance projects lack a clear vision in terms of
their effectiveness focus, and are treated merely
‘computerisation’ projects for service efficiency.
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•

Developing a performance management system for
efficient and effective service delivery, which
continuously measures and monitors service
performance. Since such a measurement system
also focuses on service effectiveness, it also ensures
that the service outcome is aligned with the
governance-centric vision.

4.

2.

3.

and

•

Identify stakeholders: user(citizens),politicians,
bureaucrats

governance

Define and
architecture

map

e-governance

•

Define performance indicators for efficiency,
effectiveness and governance-centricity
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Implementation
•

Develop process
projects plan

improvement/

Audit process and performance reports

[1]

Definition
•

•
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Planning
Establish commitment
procedures

Monitor process performance and report

The e-governance engineering methodology has
some built-in advantages, which lead to excellence.
First, it is a top-down methodology, which starts with
the outcome or the purpose of the egovernance
application itself, which in turn drives the entire
development process. Second, the entire e-governance
process is designed along with its performance analysis
as well as architectural support. Consequently, there is
hardly any chance that after the process is implemented,
it may not meet its performance requirements. Finally,
the performance is concurrently monitored as well as
process is audited, to make sure that the process
performance meets its efficiency and effectiveness
goals.

How do we ensure that the above three elements of
excellent e-governance – operational efficiency,
effectiveness (outcome-driven) and governancecentricity – are always included while planning,
designing and developing e-governance applications? In
the past, during the NPM era of e-governance services
(Boland & Fowler, 2000; Carter, Klein & Day, 1995; de
Bruijn, 2002). There has also been lot of work on
improvement and redesign of e-governance processes,
but it has never been linked with the performance
measurement issues (Saxena, 1996; Osborne & Gaebler,
1992; Osborne & Plastrik, 2000). One of the ways of
ensuring this integration is to formulate a
comprehensive methodology for planning, designing
and implementing e-governance services and systems.
There have been some attempts in formulating egovernance methodological frameworks by Gartner
Consulting (Fraga, 2002), Pacific Council on
International Policy (2002), and Zeppou & Sotirakou
(2003). But all these are only conceptual frameworks for
e-governance planning and do not include design,
development and implementation aspects of egovernance services. Therefore, there is an urgent need
for a comprehensive methodology for planning,
designing and implementing e-governance services,
which should be able to accomplish the following:
•

•

Benefits of Using E-governance Engineering
Methodology

IV. E-GOVERNANCE ENGINEERING – A
METHODOLOGY FOR EXCELLENCE IN EGOVERNANCE

1.

Evaluation and Management

redesign

♦♦♦
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Abstract - Vehicular Ad hoc Network will ease our life by making driving safe in near future. To make it successful efficient routing
protocols need to be developed. In this paper we are exploiting the AODV and DSR routing protocols by comparing their
performances with respect to throughput and number of packets dropped during communication.
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I.

INTRODUCTION
II. LITERATURE SURVEY

Vehicular Ad hoc Network (VANET) is one of the
latest technologies evolved in IT industry. This
technology is very beneficial in providing safety to the
road users and comfort to the passengers. With the
increase in motorization, urbanization and population
growth, road accidents are also increasing at a very fast
rate. The reasons behind these accidents are lack of
earlier knowledge about traffic congestion, road
condition, lane changing, etc. All these problems can be
solved with VANET [1] using vehicle to vehicle
communication. The communication between vehicles
that are one hop away is easy but the vehicles which are
far away can communicate using multi hop
communication. To make multi hop communication
possible, the routing should be done very attentively.
Routing protocol should be chosen in such a way so that
the message reaches the destination within time. Since
speed of vehicles is very high and delay in message may
lose the importance of message, a routing protocol for
VANET is very important.

Routing is one of a big issue in mobile network.
Mobility of vehicular ad hoc network is very high as
compared to other traditional networks. So we need to
provide more attention towards it. Here we are
considering AODV [3] and DSR [8], two reactive
routing protocols. First we will discuss them in brief.
After them their results are compared based on some
parameters.
III. Ad hoc ON DEMAND DISTANCE VECTOR
(AODV) ROUTING PROTOCOL
AODV is a routing protocol especially useful for
mobile ad hoc networks. AODV [3] allows mobile
nodes to find routes quickly for new destinations and
does not require nodes to maintain routes to destinations
that are not in active communication. It helps in both
unicast and multicast routing [5]. It is a reactive protocol
i.e. it establishes a route to a destination only when there
is a demand for that route. We can say that the route
discovery initiates only when some node wants to start
communication. AODV finds the route so that the
message can be passed from source to destination to
which it cannot communicate directly. It makes sure that
the route is shortest and does not contain loop. AODV
makes use of <RREQ, RREP> pair to find the route.
The source node broadcast the RREQ i.e. Route Request
message to its neighbors to find the route from source to
destination. The RREQ message [5] contains the source
and destination address, lifespan of message, sequence
numbers of source and destination and request ID as
unique identification as shown in fig. 1. Destination
Sequence Number is the latest sequence number

VANET is a subclass of Mobile Ad hoc Network
i.e. MANET [2]. The mobility of VANET is higher than
MANET. Because vehicles need to run on roads, the
mobility pattern of VANET is restricted. Due to high
speed of vehicles the topology of the network is very
dynamic. Also there is no power constraint in vehicles.
The traffic density on the roads plays a major role. If the
traffic density is very low it can partition the network.
Because of all these characteristics, routing protocols
which are better enough for MANET behave very
strangely in VANET. Here we want to compare the
performance some routing protocols of MANET in
VANET environment.
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message, each intermediate node stores the route to
source node as a reverse path so that RREP message can
follow this route to reach source node. During
transmission of RREP message also, each intermediate
node stores the route to destination as a forward path for
transmission of data packet. Rebroadcast of RREQ
message can be done until its hop count becomes zero.
If before reaching to destination, hop count of RREQ
becomes zero then the source node need to broadcast a
new RREQ message with greater hop count and new
sequence number.

received in the past by the source for any route towards
the destination and Source Sequence Number is the
current sequence number to be used in the route entry
pointing towards the source of the route request [6].
RREQ message
Sour
ce
addr
ess

Req
uest
ID

Source
sequen
ce no.

Destinati
on
address

Destinati
on
sequence
no.

Hop
cou
nt

Fig. 1 : RREQ message format

A source node may receive multiple RREP
messages with different routes but updates its routing
entries if and only if the RREP has a greater sequence
number, i.e. fresh information. Sequence number of a
node helps in determining the latest message from that
node [7]. If some node finds new route to destination, it
sends RREP with greater sequence number. All the
nodes receiving both RREP messages will discard the
earlier and update their routing table according to newer
one since the sequence number of this RREP is better
than former. A message with higher sequence number
signifies the more accurate information.

If any node from a list of neighbors is destination or
knows the route to destination, it can send RREP
message to source. Format of RREP message [5] is
shown below in fig. 2.
RREP message
Source
address

Destination
address

Destination
sequence
no.

Hop
count

Life
Time

Fig. 2 : RREP message format

As the nodes are mobile, the established routes
break after sometime. A node came to know about link
failure when it stops receiving beacons from its
neighbor. Then the node sends RERR message [7] to all
the nodes that are using this link to send message by
incrementing the sequence number of destination. When
a node receives RERR message it marks its route to
destination as invalid. When source node receives this
RERR message, it initiates route discovery again by
using destination sequence number as large as
incremented sequence number in RERR message with
new request ID.

Here Destination Sequence Number is the number
associated to the route and lifetime is the time in
milliseconds for which nodes receiving the RREP
consider the route to be valid [6].
For example, we have considered 24 vehicles in fig.
3 for vehicular ad hoc network. Node 5 wants to send
data to node 15and 16. Node 16 is a one hop neighbor of
node 5, so it sends data directly. But node 15 is not in its
range so it broadcast RREQ to all its neighbors and after
finding route it gets RREP message. In this case node 7
will send RREP to node 5 as 15 is one hop neighbor of
node 7.

IV. DYNAMIC SOURCE ROUTING PROTOCOL
(DSR)
DSR is a reactive routing protocol. It initiates route
discovery only on demand like AODV. DSR [8] stores
the whole path to destination in its routing table instead
of next hop node unlike AODV. The packet header
includes the address of all the nodes through which the
packet must pass to reach the destination node. This
kind of routing is called source routing and that’s why
the name of protocol is. A pair of <RREQ, RREP>
message is used to discover the route similar to AODV.
The format of these messages is same as in AODV.
Source node broadcast the RREQ message and the node
having route to destination replies with RREP message.
If node receiving RREQ message doesn’t have
information regarding destination node it rebroadcast

Fig. 3 : Route Request from node 5 for node 15
If none of its neighbor knows about destination they
rebroadcast the RREQ message until the destination or
route to destination is found. While sending RREQ
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the RREQ message after adding its address to source
address.
Suppose a node E receives RREQ message with
source address <A, B, C> for destination D, it stores the
path to A as <E, C, B, A> in its cache. Similarly if any
node overhears the RREQ message or data packet, it can
copy the route in its cache for future use. In DSR, cache
of route is used in case of link failure. Suppose a source
node S has a route to D as <S, A, B, C, D> but since the
nodes are mobile, the link of node <C, D> breaks after
sometime. In this situation, S will look in its cache for
another route to node D. If any route exists, it sends the
data packet containing that route else it starts a new
route discovery for node D. This cache of routes can
speed up route discovery.
Fig. 4 : The mobility model with the nodes to simulate

New route discovery always initiates when the
source node receives a RERR message after some link
breakage. This RERR message is originated by the node
that came to know about the link failure closer to the
source. The source node piggybacked the RERR
message with the new RREQ message so that all the
nodes get information about the link failure and don’t
reply with the route containing that link.

After this by clicking on Node Editor of a particular
node, we got protocol stack of that node in Fig. 5.

Because packet header includes the address of all
the intermediate nodes, the size of packet increases with
the length of route. DSR doesn’t include any periodic
packet to update neighbor list or the link status. When
using cached routes in DSR, care must be taken to make
sure that the route is valid or not expired.
V. EstiNet NETWORK SIMULATOR
We have used EstiNet 7.0.0.3 [9] as a platform to
implement AODV and DSR routing protocol on
Vehicular Adhoc Networks (VANETs). It is a GUI
based network and traffic simulator. This simulator
provides us a convenient way to construct our road
structure. We can easily plan and prepare a model for
our vehicles with some minor mouse operations. We
have tools in it to select the road with 2-lane or 4-lane,
the crossroad and the vehicles i.e. IEEE 802.11p OBU.
The crossroads are equipped with traffic light controller
program. The final topology to be used for our
simulation is shown in fig. 4.

Fig. 5 : Protocol stack of vehicle
In this stack we have added AODV routing
protocol. We can change the parameters by clicking on
individual modules in this stack. For example in MAC
802.11p, we can select the log files we require for
generating graphs after simulation.
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VI. RESULTS
The performance of routing protocols is evaluated
on EstiNet simulator. We have considered two
parameters for evaluation: throughput and no. of packets
dropped.
Throughput is described as the total number of
received packets at destination out of total transmitted
packets [10]. Throughput is calculated in bytes/sec. The
simulation result for throughput of AODV and DSR
shows total received packets at destination in KB/sec,
mathematically throughput is shown as:
Throughput (bytes/sec) = Total number of received
packets at destination* packet size / Total simulation
time.
Graph 2. Number of packets dropped in AODV, DSR
and without using any routing protocol

In the graph 1, the throughput of AODV is higher.
AODV outperforms DSR. Also we can see that without
using any routing protocol, the throughput is very low
i.e. we need to add some routing protocol to increase the
throughput of network.

VII. CONCLUSION
In this paper we have shown the performance of
vehicular network without routing protocol and with
AODV and DSR, two reactive routing protocols. From
the results shown in last section we can observe that the
routing protocol AODV is better. Throughput of AODV
is maximum. Number of packets dropped is also
maximum in case of AODV but it doesn’t mean that
most of the data packets are dropped. In case of AODV
the control packets to establish route are maximum and
most of these packets are dropped but data packets reach
the destination successfully. Also we can see that the
case in which no routing protocol is used behaves worst.
From this we can infer that routing protocol is necessary
for better performance.
REFERENCES
[1]

Vehicular ad-hoc Network: Wikipedia, the free
encyclopedia.
http://en.wikipedia.org/
wiki/
VANET

[2]

Laura Marie Feeney, “Introduction to MANET
Routing”, www.nada.kth.se/ kurser/kth/ feeney_
mobile_adhoc_routing.pdfSimilar

[3]

C. Perkins and E. Royer, “Ad-hoc on-demand
Distance Vector Routing,” Proc. 2nd IEEE
Workshop on Mobile System and Application,
1999.

[4]

http://moment.cs.ucsb.edu/AODV/aodv.html

[5]

Georgy Sklyarenko, “AODV Routing Protocol”,
Seminar Technische Informatik, http://cst.imp.fuberlin.de

[6]

www.ietf.org/rfc/rfc3561.txt

Graph 1. Throughput of AODV, DSR and without using
any routing protocol
Packet drop shows the total number of data packets that
are not sent to destination successfully. Packet drop
affects the network performance by consuming time and
more bandwidth to resend a packet. The protocol
performance considered to be efficient if packet drop
rate is lower.
In the graph 2 below, we can see that the number. of
packets dropped is minimum in case of DSR. Here
AODV dropped maximum packets as the control
packets in case of AODV are maximum. Due to high
speed of vehicles most of the beacons or control packets
are dropped.

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

100

Comparison of AODV and DSR Routing Protocol Using EstiNet Simulator

[7]

[8]

Luke Klein-Berndt, “A Quick Guide to AODV
Routing”,
Wireless
Communications
Technologies Group NIST.
D. Johnson, D. Maltz, Y. Hu, and J. Jetcheva,
“The dynamic source routing protocol for mobile
ad hoc networks”. Internet Draft, Internet
Engineering
Task
Force,
Mar.
2001.
http://www.ietf.org/internetdrafts/draft-ietf

[9]

www.estinet.com

[10]

Bilal Mustafa, Umar Waqas Raja, “ Issues of
Routing in VANET”, Master thesis in computer
science, 2010.



International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

101

Deplloying Ziigbee Sen
nsor Netw
work for Vibratioon Measu
urement

A. Jeya
J
Sugunaa, S. P. Vinod
dhini, K. B. Abi
A ajitha & D. Kartheesw
wari
Kalasalin
ngam Institute of Technology
y, Krishnankoill

Abstract
A
- The paper describess the feasibility of implementinng Zigbee sensoor network for m
measuring vibrattion parameters of the
operating object. The wireless RF communicaation in TX/RX half-duplex moode provides trannsfer of data beetween network nodes.
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on. They have mounted on-boaard accelerometters for
vibration data accquisition. This would allow moonitoring and meeasurement the remote object vibbration in the plaain space.
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I.

as: 2 ZigBee
Z
End Deevices ZED annd 1 ZigBee Router
R
ZR. Thee coordinator seerves for start--up and managgement
of netwo
ork, as well as an interface with central unitt (PC).
Router deals
d
with the network
n
on sub
b-networks divviding,
transferrring packets among
a
the network devicess (e.g.
from En
nd-device to Coordinator). The End-devvice is
joined e..g. with measuurement converrter.

INTROD
DUCTION

Nowadays in industry
y at large scaale numerous
cutting bandsaaws are utilizeed. A bandsaw
w is a saw that
can be used for woodworkking, metal woorking, and a
variety of otheer materials. It gets its name from
f
its blade,
consisting of a narrow tootthed metal bannd. This band
rides on two wheels
w
in the same verticall plane with a
space betweenn them. Band saws are partiicularly useful
for cutting irregular shapes. The radius of a curve that
can be cut onn a particular saw is determ
mined by the
width of the band.
b
A numbeer of parasitic phenomena’s
occur during cutting
c
processs. Especially harmful for the
entire workingg process is viibration. Reduccing vibration
would keep th
he blades operrating more effficiently, adds
blade life annd led moree precise cuttting process.
Designed in th
his research sen
nsor network is
i dedicated to
reduce and moonitor vibration
n level.

12
4

6

II. ZIGBEE WIRELESS NETWORK
N
PROTOC
COL
Fig. 1 : Identificationn of Basic Cutting Banndsaw
Parts duuring operationns: Blade tighhtening screw
w (1),
Stretchin
ng wheel (2),, Assembling clamping
c
blockk (3),
Stationery blade guardd (4), Blade (5), Support of bblade
guard (66), Material to bbe cut (7), Hyddraulic linear m
motor
(8), Heaad frame pullley (9), Activ
ve wheel bandsaw
(12), Accelerometer
A
sensors gatheering the imppulse
burden (13).
(

Zigbee iss a wireless standard for personal areaa
network, sensoor monitoring and control thhat is designedd
for low- pow
wer, short-rangge communications betweenn
wireless devicces. The stanndard is classified as IEEE
E
802.15.4 wireeless PAN WiPAN. The ZiggBee standardd
has seen increeasing interest from both coommercial andd
scientific marrkets for app
plications suchh as wirelesss
sensor netwo
orks, home automation and
a
industriall
control. One interesting faccet of the ZigB
Bee standard iss
that is designeed so that devices can make a self-formingg
and self-healinng network as needed.
n
In th
his scenario, a
central PAN coordinator deevice oversees the health off
hus ZigBee can
c
be robustt
the network coonfiguration, th
and reliable network
n
for vibration measu
urement on thee
Operating machines. Test network
n
includdes a host PC,,
ZigBee Coorddinator ZC andd 3 additional devices,
d
actingg

It sends to Router the data collected by
measureement converteer. It can bee switched-off
ff for
most tim
me. Such maanner of work and small ennergy
consump
ption are the advantages of the system. The
End-devvices are sleepiing by majoritty of the time.
t
They are
a
excited ffor several milliseconds
m
onlly, in
order to perform read--out of data froom converter (Enddevice can
c supply it) or to commun
nicate with other
o
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devices
in
network.
The
averaage
power
o such devices is close to the state of
consumption of
sleeping. Testt network inccludes a host PC, ZigBee
Coordinator ZC
Z and 3 addittional devices, acting as: 2
ZigBee End Devices
D
ZED and 1 ZigBeee Router ZR.
The coordinatoor serves for start-up and maanagement of
network, as well
w as an interfface with centrral unit (PC).
Router deals with the network
n
on sub-networks
s
dividing, tran
nsferring packkets among the network
devices (e.g. from End-devvice to Coord
dinator). The
End-device is joined e.g. wiith measuremeent converter.
It sends to Roouter the data collected by measurement
m
converter. It can
c be switcheed-off for most time. Such
manner of worrk and Small energy
e
consum
mption are the
advantages of
o the System
m. The End--devices are
sleeping by majority
m
of thhe time. Theey are excited
for several miilliseconds only
y, in order to perform
p
read
out of data fro
om converter or
o communicaate with other
devices in netw
work. The averrage power con
nsumption of
such devices iss close to the state
s
of sleeping
g.

III. ACCELEROME
ETER USED FOR
F
XPERIMENTA
ATION
EX
Mosst of the timee ZigBee devvices are in a low
power mode,
m
which iss also the best case for operaation
in the saving powerr mode.X,Y and
a
Z signalss are
monitoreed to determiine the signifiicant change from
occurredd vibration. Thhree inputs are multiplexed. T
Then
acceleration g is coonverted to voltage.
v
Signaal is
amplifieed in the ampliifier synchroniized with the cclock
generatoor. Analog ssignal from the amplifieer is
converteed into digital signal. There are selected diigital
filters that
t
limit thhe sampling rate for ceertain
applicatiions. Digital siignal is ready to
t send to MCU
U via
SPI or I22C protocol.
Thee MCU employys a low pow
wer mode, like stop
function
n and uses the real time inteerrupt RTI to wake
w
up the device in a fixed amouunt of time. The
transceiv
ver MC13191 can be in hibernation
h
duuring
sleep perriods and wakee up for the acttive periods.
16-b
bit microcontrooller PIC16F8777A with 124kkb of
program
m memory hass been chosen
n, having on-bboard
two SPII and two I2C
C modules. Itt has capabilitty of
program
mming with jtagg as well as wiith ICSP (In ciircuit
Serial Programming).
P
.ICSP jack iss depicted inn the
below diagram
d
as thhe 6 pin J12 jack. The ciircuit
operatorrs with the QI ooscillator with the frequencyy of 4
my cyclles. Also USA
ART is provided working with
MAX232. AcceleromeeterIC3 is connnected via SP112 to
the circu
uit. In the assumed bandsaaw vibration model
m
the oscillations causedd by the moveement of the mass
m
MS are described.
d

Fig. 2 : Zigbee Network

Figg. 4 : Block diaagram of the thhree axis low g
acceleroometer MMA7
7260
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the End Device MCU using protocol SPI and/or I2C.
Concerned solution requires a large scale of
miniaturization and the SMD technique. Such
investigation is very expensive and requires
specialized equipment and maintenance. Board with
sensor can be undergone hazardous conditions: shock
and vibrations, therefore big parts have to be excluded.
Board can be influenced also
with
centrifugal
force and accelerations.

IV. PIC MICROCONTROLLER
The PIC16F887 is one of the latest products from
Microchip. It features all the components which modern
microcontrollers normally have. For its low price, wide
range of application, high quality and easy availability,
it is an ideal solution in applications such as: the control
of different processes in industry, machine control
devices, measurement of different values etcThis small
trick is often used because it makes the microcontroller
package more compact without affecting its
functionality. These various pin functions cannot be
used simultaneously, but can be changed at any point
during operation.RA3 Port A third digital
input/output.AN3 Third analog input.Vref+ Positive
voltage reference.C1IN+ Comparator C1positive input.

From among numerous offered functions in the
digital accelerometer, only one has been considered:
vibration. In further research we are going to
investigate as well another functions:
•

Motion

•

Tilt

•

Shock

To enhance all machine controlling spectrum. All
these functions supplement the final effect of giving
more precise dynamic picture of the operating machine.
The systems to be implemented in the future should be
improved in performance and in compliance with the
standard IEEE802.15.4 specifications. Further researches
on the systems need conveying more flexible monitoring
of real-time based data acquisition.
The Free scale MMA7260 digital accelerometer
sensor has been chosen because of its possibility of the
three axis operation. This way the data can be acquired
during the normal work of the cutting bandsaw.
Anticipating further development we used powerful 16bit microcontroller PIC24FJ128 as the EDC End Device
Controller. This aim was achieved by deploying the
SMD version of this microcontroller together with
accelerometer on the PCB Printed Circuit Board.

Fig. 5 : PIC16F887 Block Diagram
V. CONCLUSION
The aim of present investigation which is learning
measurement
possibilities for the detachable parts
oscillation has been achieved.
In many industrial processes, one of the major
problems is the data sharing by cable connections. Also
measurement and control end device boards placed on
the moving elements of various machines are strongly
exposed for mechanical damage. Producers of the
ZigBee wireless network devices equip them with the
set of interfaces enabling
a
connection
of
miscellaneous measurement sensors and converters. It
is possible to select the adequate converter allowing of
the full utilization of capability of the ZigBee network.

The ZigBee Protocol Application Layer was
carefully programmed. Firmware residing on applied
microcontroller has been uploaded. Despite of its great
complexity, application code designing can be done on
the basis of available templates, profiles, point
structures and with using Zena analyzer software for
generating configuration files.
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The special care have to be taken for the
correctness of measurement and control data
transmission via ZigBee and IEEE 802.15.4 Stack
layers such as PHY and MAC, that are especially
capricious.
Above described investigation lets presume
the feasibility of deploying
the wireless sensor
network for endless bandsaw, by using the Free scale
MMA7260 digital accelerometer of the really small
dimension of 3x5x1 mm, which communicates with

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

104

OFDM : A Multi-Carrier System

Gagandeep Singh Walia1, Narinder Pal Singh2, Nagmani3
1&3

ECE, CTIEMT, Jalandhar, 2ECE, GTBKIET, Malout

Abstract - OFDM is a multi-carrier system where data bits are encoded to multiple sub-carriers and sent simultaneously in time. The
result is an optimum usage of bandwidth. A set of orthogonal sub-carriers together forms an OFDM symbol. To avoid ISI due to
multi-path, successive OFDM symbols are separated by guard band. With the use of FFT, the losses are reduced as it provides
multipath immunity as well as symbol time synchronization tolerance. So, this makes the OFDM system resistant to multi-path
effects.

I.

centre frequency of each of the other carriers in the
system. This results in no interference between the
carriers, allowing then to be spaced as close as
theoretically possible. This overcomes the problem of
overhead carrier spacing required in FDMA.

INTRODUCTION

Orthogonal Frequency Division Multiplexing
(OFDM) is a multicarrier transmission technique, which
divides the available spectrum into many carriers, each
one being modulated by a low rate data stream. OFDM
is similar to FDMA in that the multiple user access is
achieved by subdividing the available bandwidth into
multiple channels, which are then allocated to users.
However, OFDM uses the spectrum much more
efficiently by spacing the channels much closer
together. This is achieved by making all the carriers
orthogonal to one another, preventing interference
between the closely spaced carriers. Coded Orthogonal
Frequency Division Multiplexing (COFDM) is the same
as OFDM except that forward error correction is applied
to the signal before transmission. This is to overcome
errors in the transmission due to lost carriers from
frequency. Selective fading, channel noise and other
propagation effects. In FDMA each user is typically
allocated a single channel, which is used to transmit all
the user information.

Orthogonal frequency division multiplexing
(OFDM) in optical communications is innovative.
OFDM is a multicarrier transmission technique that
dynamically allocates high-speed serial bit streams to
subcarriers with overlapping spectra to improve spectral
efficiency. High-order modulation schemes such as PSK
and QAM are used for these subcarriers. This enhances
system capacity. OFDM is effective in eliminating intersymbol interference caused by multipath and chromatic
dispersion in transmission links. It increases symbol
length and uses cyclic prefixes. OFDM modulation
incorporates software defined radio. DSP chips are
programmed to implement DFT/IDFT as well as digitalto-analog or analog-to-digital conversion. Most system
functions, excluding RF front-end and antenna, are
software-implemented. The advantages of using
software are flexibility, ease of use, accurate computing,
reconfigurability, and efficient digital signal processing.

OFDM overcomes most of the problems with both
FDMA and TDMA. OFDM splits the available
bandwidth into many narrow band channels (typically
100-8000). The carriers for each channel are made
orthogonal to one another, allowing them to be spaced
very close together, with no overhead as in the FDMA
example. Because of this there is no great need for users
to be time multiplex as in TDMA, thus there is no
overhead associated with switching between users. The
orthogonality of the carriers means that each carrier has
an integer number of cycles over a symbol period. Due
to this, the spectrum of each carrier has a null at the

OFDM can be used as a modulation technique to
increase spectral efficiency and channel capacity. It can
also eliminate multipath and dispersion effects.
Subcarriers can be used to enable OFDMA and to allow
flexible bandwidth allocation for multiple subscribers
and services. Different subcarriers can be allocated to
subscribers or services such as TDM, FTTH, FTTB,
mobile station, WiMAX repeater, and WiFi hot spots.
These features make OFDM applicable to access
networks (Fig. 1)
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1.1 OFD
DM GENERATION
To generate OFD
DM successfullly the relatioonship
between
n all the carrierrs must be carrefully controllled to
maintainn the orthogoonality of thee carriers. Forr this
reason, OFDM is geenerated by firstly
fi
choosing the
spectrum
m required, based
b
on thee input data,, and
modulattion scheme ussed. Each carrieer to be produced is
assignedd some data to transmit. Thee required ampplitude
and phase of the carrier is then calcculated based on
o the
modulattion scheme (tyypically differeential BPSK, QPSK,
Q
or QAM
M). The required spectrum is then
t
convertedd back
to its tiime domain signal
s
using an Inverse Foourier
Transforrm. In most applications, an Inverse
I
Fast Foourier
Transforrm (IFFT) is used. The IFFT
I
perform
ms the
transform
mation very eefficiently, andd provides a simple
s
way off ensuring the carrier signnals producedd are
orthogon
nal.
Thee Fast Fourierr Transform (FFT) transforrms a
cyclic tiime domain siggnal into its eq
quivalent frequuency
spectrum
m. This is ddone by findiing the equivvalent
waveforrm, generated bby a sum of orrthogonal sinussoidal
componeents. The amplitude and phaase of the sinussoidal
componeents representt the frequenccy spectrum of
o the
time doomain signal. The IFFT peerforms the reeverse
process, transforming a spectrum (aamplitude and phase
of each component) innto a time dom
main signal. An IFFT
convertss a number of ccomplex data points,
p
of lengtth that
is a pow
wer of 2, into thhe time domain
n signal of the same
number of points. Eachh data point in frequency spectrum
used for an FFT or IFF
FT is called a bin.
b

Fig. 1 : OFDM based
d Multiservice Access
A
OFDM has
h been successfully applieed to ADSL,
DVB-T, WLA
AN and WiMAX
X and is a coree transmission
technology for
f
next gen
neration wireless systems
including 3G
GPP LTE. OFDM-PON dynamically
allocates banndwidth and has superior transmission
capability. Chheaper electron
nic devices aree used instead
of costly optiical devices, and
a
ASIC based DSP and
AD/DA also reduce
r
equipm
ment costs. OFD
DM-PON can
be combined with WDM and
a has therefo
fore become a
t
foor NG-PON2. Combining
competitive technology
OFDM and PO
ON has the folllowing advantaages:

Thee orthogonal carriers
c
requirred for the OFDM
O
signal caan be easily ggenerated by seetting the ampplitude
and phaase of each freequency bin, then
t
performinng the
IFFT. Since
S
each binn of an IFFT corresponds to
t the
amplitudde and phase of a set of orthoogonal sinusoidds, the
reverse process
p
guaranntees that the caarriers generateed are
orthogon
nal.

Dynamic allocation of subcarriers. Depending
D
on
channel enviroonments and appplication scennarios, OFDM
can dynamically allocate thee number of bits
b carried by
each subcarrieer, the modulaation scheme used by each
subcarrier, annd the transmitting pow
wer of each
subcarrier. It does
d
this by using a simple FFT
F algorithm.
In OFDM-PON
N, allocation of
o each subcarrrier occurs in
real time accoording to accesss distance, suubscriber type,
and access service. Unco
omplicated prrotocols help
optimize the access network..
Converged wireline and
d wireless acceess. An optical
access networrk has enormoous bandwidth potential and
good QoS butt lacks mobilitty and is unablle to meet the
diverse requirrements of diffferent terminalls. A wireless
access network
k is more flexiible and mobilee but has poor
QoS. OFDM is a maturre technology
y in wireless
communicatio
ons that has beeen applied to WiMAX,
W
WiFi
and UWB. By
B using OFD
DM to carry PON signals,
wireline and wireless
w
accesss can be conveerged. In other
words, OFDM
M supports acccess to baseb
band OFDM,
UWB (MB-OF
FDM),

Fig. 2 : Basic FFT, OFDM
O
transm
mitter and receivver
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Figure 2 shows
s
the conffiguration for a basic OFDM
transmitter andd receiver. Thee signal generaated is at baseband and so too generate an RF
R signal the signal
s
must be
filtered and mixed to the desired transmission
frequency.

Figu
ure 2 Section of an OFDM
M signal show
wing 5
symbolss, using a guaard period whiich is half a cyclic
c
extensio
on of the sym
mbol, and halff a zero ampplitude
signal. The best method foor guard period
p
implemeentation to uuse a cyclic extension off the
transmittted symbol over the entire gu
uard period intterval,
rather thhan only half off the guard perriod as

1.2 ADDING
G A GUARD PE
ERIOD TO OF
FDM
One of thhe most impo
ortant propertiies of OFDM
transmissions is its high level
l
of robusstness against
multipath delaay spread. Th
his is a resultt of the long
symbol periodd used, which minimizes thee inter-symbol
interference. The
T level of multipath
m
robuustness can be
further increaased by the addition
a
of a guard period
between transm
mitted symbolls. The guard period allows
time for multiipath signals from
fr
the previoous symbol to
die away before the info
ormation from
m the current
symbol is gathhered. The moost effective guuard period to
use is a cyclicc extension off the symbol. If a mirror in
time, of the end of the sym
mbol waveform
m is put at the
start of the syymbol as the guard period, th
his effectively
extends the len
ngth of the sym
mbol, while maintaining
m
the
orthogonality of the wavveform. Usingg this cyclic
extended sym
mbol the samplles required fo
or performing
the FFT (to deecode the symbbol), can be taaken anywhere
over the lengtth of the symbbol. This proviides multipath
immunity as well as sym
mbol time sy
ynchronization
m
delayy echoes stay
tolerance. As long as the multipath
uard period duuration, there is strictly no
within the gu
limitation regaarding the sign
nal level of thee echoes: they
may even excceed the signaal level of the shorter path!
The signal eneergy from all paths
p
just adds at the input to
the receiver, and
a since the FFT
F
is energy conservative,
the whole av
vailable powerr feeds the deecoder. If the
delay spread is
i longer than the guard interrval then they
begins to cau
use inter-symbbol interference. However,
provided the echoes
e
are suffficiently smalll they do not
cause significaant problems. This
T is true moost of the time
as multipath echoes delayyed longer thaan the guard
period will havve been reflectted of very disttant objects.

Fig.3 : Secttion of an OFD
DM signal
describeed above). An OFDM
O
system
m was modeled using
Matlab to
t allow variouus parameters of the system to be
varied and
a tested. Thee aim of doinng these simulaations
was to measure the performance of OFDM under
differentt channel condditions, and too allow for diffferent
OFDM configurationss to be tested. Four main crriteria
were ussed to assess the performaance of the OFDM
O
system, which were its tolerance to multipath delay
spread, peak power cclipping, chann
nel noise andd time
synchronnization errors.
II. CONCLUSION
Althhough OFDM in theory has been
b
in existence for
a long time, recent ddevelopments in DSP and VLSI
technoloogies have madde it a feasiblle option. OFD
DM is
fast gain
ning popularityy in broadband standards and highspeed wireless
w
LAN. O
OFDM is the basis for the global
g
standardd for asymmetrric digital subsscriber line (A
ADSL)
and forr digital audiio broadcastinng (DAB) inn the
Europeaan market. Thhe higher dataa rates and robust
r
communnications of O
OFDM enable the implemenntation
of WL
LANs and M
MANs supporting higher-speed
applicatiions operatingg over widerr areas, wheree the
environm
ment is som
mewhat hosttile toward radio
transmisssions. An ideeal applicationn for OFDM is to
satisfy needs
n
for wireeless point-to--point and poiint-tomultipoiint configuratioons

Other varriations of guarrd periods are possible. One
possible variaation is to hav
ve half the gu
uard period a
cyclic extensioon of the symbbol, as above, thhe other half a
zero amplitud
de signal. Usin
ng this method
d the symbols
can be easily identified.
i
Thiss possibly allow
ws for symbol
timing to be recovered frrom the signaal, simply by
applying enveelop detection. The disadvanntage of using
this guard periiod method is that
t the zero peeriod does not
give any multtipath tolerancce, thus the efffective active
guard period is
i halved in lenngth. It is interresting to note
that this guardd period method has not beenn mentioned in
any of the ressearch papers read,
r
and it is still not clear
whether symbol timing needds to be recoveered using this
method.
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Abstract
A
- The spread
s
spectrum
m communicationns utilizes transm
mission bandwid
dth which has pootential higher than
t
the desired signal
bandwidth. Optiical fibers are brroadly used in fiiber-optic comm
munications, as itt affirms transmiission over longeer distances thann other
forms of comm
munication. So O-CDMA
O
has become
b
encouraaging applicant for communicattions, due to itss: fairness, flexiibility,
simplified netw
work control and
d management and
a increased seecurity. After going through soo many researchhes, in this paper, we
discuss how thee network perforrmance can be im
mproved using P
PN sequence codde, Walsh Hadam
mard code and Padded
P
codes annd will
compare their reesults by knowinng signal to noisse ratio (SNR) v//s Bit error rate (BER) graphs, w
which one is morre effective and useful
to enhance the network
n
capacity
y.
Keywords - BER
R, SNR, PN sequuence, Walsh Ha
adamard Code, Padded
P
code.


I.

INTROD
DUCTION

1.1 CDM
MA
CDM
MA is one oof the attractiive multiple-aaccess
schemess for optical networks because
b
it peermits
concurreent users to acccess the identtical optical chhannel
without hindering withh one another. CDMA is a spread
s
m multiple acccess (SSMA
A) method. Spread
S
spectrum
spectrum
m techniques aare the methodds by which a signal
s
generateed in a particcular bandwid
dth is intentioonally
spread inn the frequenccy domain, resuulting in signall with
wider baandwidth. In C
CDMA each traansmitter is asssigned
a code to
t permit multtiple users to be
b multiplexedd over
the samee physical channnel.

Optical code-division
c
m
multiple-acces
s (O-CDMA)
systems have shown growinng interest in th
he latest years
due to the ampple bandwidth ascribed by the optical links
and the extra-high optical signal proccessing speed
provided by the
t optical com
mponents. Thee fundamental
conception in data communications is to permit
p
several
transmitters to
o deliver inforrmation concurrrently over a
single commuunication channnel. This allow
ws many users
to share a bandd of frequenciees (bandwidth). This concept
is called multtiple access. O-CDMA
O
is adapted from
spread spectrrum techniqu
ues has appeeared as an
encouraging choice
c
over time-division
n multiplexing
(TDM) and wavelength
w
divvision multipleexing (WDM)
technologies [1],
[
[2]. Spreaad spectrum teechniques are
the methods by
b which a signnal generated in
i a particular
bandwidth is intentionally spread in the frequency
domain, resultting in signal with
w wider banddwidth.

The orthhogonality conndition for siggnals in CDM
MA is
given byy:

[1]
The abbove equationn indicates that there is no
overlappping of signalss and implies that the signaals do
not havee any common code.

F 1: Illustrattion of CDMA
Fig.
A

DMA Modulattion Step
Fig. 1.1: CD
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Each user in a CDMA system uses a different code
to modulate their signal. Choosing the codes used to
modulate the signal is very important in the performance
of CDMA systems. The best performance will occur
when there is good separation between the signal of a
desired user and the signals of other users. In a CDMA
system the same frequency can be used in every cell
because channelization is done using the pseudorandom
codes.

II. CODES TO BE EMPLOYED:
2.1 Pseudo-Noise Sequence
The signals in spread spectrum are pseudorandom
in nature and have noise like properties in them. The
pseudo-noise sequence is a binary sequence which is not
continuous but can be generated by desired receiver. Its
autocorrelation is similar to autocorrelation of bandlimited white noise. The PN sequence is executed using
sequential logic circuits. The PN sequence helps to
convert a narrowband signal to wideband noise-like
signal before transmission. [1]

1.2 Optical Fiber
An optical fiber is a flexible, transparent fiber
which acts as a waveguide to transmit light between the
two ends of the fiber. Optical fibers are broadly used in
fiber-optic communications, as it affirms transmission
over longer distances and at higher bandwidths (data
rates) than other forms of communication. Fibers are
employed over metal wires because signals travel along
them with less loss and are also immune to interference
or noise. It is favored for long-distance communications,
because light propagates through the fiber with
minimum diminution contrasted to cables.

2.2 Walsh Hadamard Code
Walsh codes do not have the properties of msequences regarding cross correlation. Walsh codes are
created out of hadamard matrices and Transform.
Hadamard is the matrix type from which Walsh created
these codes. Walsh codes have just one outstanding
quality. In a family of Walsh codes, all codes are
orthogonal to each other and are used to create
channelization within the 1.25 MHz band. Here are first
four Hadamard matrices. The code length is the size of
the matrix. Each row is one Walsh code of size N. The
first matrix gives us two codes; 00, 01. The second
matrix gives: 0000, 0101, 0011, 0110 and so on. [7]

Fig. 1.2 : Basic block diagram of fiber optical
communication [6]
Principle of optical fiber:
2.3 Padded Codes

It is based on principle of Total internal reflection
(TIR) which occurs when a ray of light strikes a
boundary of medium at an angle larger than a particular
critical angle (it is the angle of incidence above which
the total internal reflection occurs) with respect to the
normal to the surface. If the refractive index is lower on
the other side of the boundary, then no light can pass
through and all of the light is reflected.

These MOLS classes do not have fixed CC and
cannot be used for a conventional balanced detection
optical spectral-amplitude system. Therefore, a flexible
padding method is employed to make the entire code
family have unity CC and to enlarge the code
cardinality.
The bit error rate for the padded codes may be
derived as [5]:

Fig. 1.3 : Illustration of TIR
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where
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E. D. J. Smith, R. J. Blaikie and D. P. Taylor,
“Performance enhancement of spectral amplitude
coding optical CDMA using pulse-position
modulation”, IEEE 1998.

[4].

I. B. Djordjevic and B. Vasic, “novel
combinatorial constructions of optical orthogonal
codes for incoherent optical CDMA systems”,
2003.

[5].

K. Cui, M. S. Leeson and E. L. Hines, “Unipolar
codes for spectral-amplitude-coding optical
CDMA systems based on combinatorial designs”,
IEEE 2009.

[6].

J. A. Salehi, “Code division multiple-access
techniques in optical fibre networks – part I:
Fundamental principles”, IEEE 1989.

[7].

M. Kavehrad and D. Zaccarin, “Optical codedivision-multiplexed system based on spectral
encoding of non coherent sources”, IEEE 1995.

[8].

Z. Wei and H. Ghafouri-Shiraz, “Codes for
spectral amplitude coding optical CDMA
systems”, IEEE 2002.

[9].

Qing-An Zeng “Introduction to Wireless and
Mobile System “Cengage Learning 2nd edition.

is the receiver photodiode responsivity,
Psr is the effective power of the broadband source at the
receiver, B is the electrical noise equivalent bandwidth
of the receiver,
K is the number of active users,
is the optical source
bandwidth, e is the electronic charge, k is Boltzmann’s
constant, Tr is the receiver noise temperature, RL is the
load resistance.
III. CONCLUSION AND FUTURE WORK
System performance has been found to be one of
the limiting factors for communication systems as
channel capacity requirement continues to grow. Using
the above mentioned codes it should be observed which
code will result in lower bit error rate and offer much
larger flexibility in code compared with the other
sequences. Moreover, the resulting codes will allow
accommodating more subscribers to be supported for a
given bit error rate.
REFERENCES
[1].

T. S. Rappaport, " Wireless Comm: Principles
and Practice," lEEE Press, 1996

[2].

G. P. Aggrawal Fibre Optic Comm. Systems,
Wiley- Inter science, 2 edition, 1997.




International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

111


Automobile Security System Design Based on Embedded System

S.Brindha, A.Asa Thenaruvi, V.Nandhini, S.Nandhini & G.Ramya Bharani
Electronics and Communication Engineering, Avinashilingam University for Women, Coimbatore, India


Abstract - In this paper we present a novel anti theft control and security system for automobiles that tries to prevent the theft of a
vehicle and provides user security. This system makes use of an embedded chip that senses the key during insertion and sends a text
message to the owner’s mobile stating that the car is being accessed. This is followed by the primary security system present
in the car asking the user to have his/her finger print over the biometric sensor provision. This is followed by the secondary
security system present in the car asking the user to enter a unique password. The user must provide a correct biometric feed
and the password to access the vehicle. If the user is found to be an unauthorized, a text message using GSM module is sent
to the owner about the unauthorized usage with the location tracked using a GPS module. Further the ignition of the car is
deactivated so that the car cannot start by any means. As a advancement to the above system we make use of a Vibration sensor, as
when the vehicle is static and if undergone any vibrations then through the GSM system it will communicate the owner
stating the same, an Accident sensor, as when the vehicle undergone any heavy impact while in motion it will communicate
the same to the owner and an Alcohol sensor which facilitates the user’s safety. This technique helps in taking fast steps
towards an attempt to steal the vehicle. The design is robust and simple.


I.

INTRODUCTION
III. PROPOSED WORK

In recent years, vehicle thefts are increasing at an
alarming rate around the world. People have started to
use the theft control systems installed in their vehicles.
The commercially
available
anti-theft vehicular
systems are very expensive. Here, we make a modest
attempt to design & develop a simple, low cost vehicle
theft control scheme using an inbuilt microcontroller.
This scheme involves a microcontroller & a mobile for
the communication purposes. The Global System
for
Mobile communications (GSM) is the most
popular standard for mobile phones in the world.
Over billion people use GSM service across the
world.

When the system gets started, the controller gives
the command to the sensors. There are four sensors
among them three will be active when the system gets
active and the other one will be active only when the
system remains off. The sensor gets the data input and
communicates the same to the micro controller. Then
the controller analyses received data and send the
command to the GSM and Engine. The command may
be regarding communication of unauthorized usage to
the predefined users established via GSM modem with
the GPS results and ceasing the ignition or igniting
without any interrupts.

II. EXISTING SCENARIOS
Various anti-theft control systems have developed
over the past few years. An integrated Info-Security
Circuit Board that communicates with ECUs and
sensors inside a vehicle through CAN bus, LIN bus,
Flex Ray and MOST Bus communicates with other
vehicles, road-side infrastructure and mobile phones
with wireless interfaces. The main drawback with the
system is the data timeliness and network delays to
realize reliable secure car communications. The
limitation here is that it requires a secure processor and
smart card chips to store in the Group Identification
Number. There are many remote controlled security
systems that disable an automobile and its key auto
systems through remote control when it is stolen.
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their low-power shutdown mode reduces power
dissipation to less than 5ȝW.

IV. MODULES OF THE PROJECT
A. EMBEDDED MODULES
 Interfacing switch with Microcontroller

E. RELAY

 MAX 232 interface

The relay we are using in this is an
electromechanical relay. It is driven using the relay
driver IC ULN2003 /VLN 2003A. The device is
connected to the electro mechanical relay. When the
relay is excited by applying the 12V DC the relay gets
activated and in the process turns ON the device and
when the excited voltage is stopped, the relay gets
deactivated and in the process turns OFF the devices.

B. SOFTWARE MODULES
 MP lab IDE
 Embedded C Language
V. HARDWARE PROFILE
The components which are used to implement our
concept is as follows

VI. SOFTWARE PROFILE
x

A. MICROCONTROLLER

MPLAB Integrated Development Environment
(IDE) is a free, integrated toolset for the development of
embedded applications on Microchip's PIC and dsPIC
microcontrollers. The current version of MPLAB IDE is
version 8. It is a 32-bit application on Microsoft
Windows and includes several free software
components for application development, hardware
emulation and debugging. MPLAB IDE also serves as a
single, unified graphical user interface for additional
Microchip and third-party software and hardware
development tools. Both Assembly and C programming
languages can be used with MPLAB IDE v8. Others
may be supported through the use of third-party
programs. Support for MPLAB IDE, along with sample
code, tutorials, and drivers can be found on Microchip's
website. MPLAB IDE v8 does not support Linux, Unix
or Macintosh operating systems.

Microcontroller controls the peripherals and
executes the required action. It will work with respect to
the sensor outputs like
x

Biometric recogonisation

x

Password access

x

Alcohol sensing

x

Vibration sensing

x

Accident sensing

MP LAB IDE:

B. ACCIDENT SENSOR
A Vibration sensor is a piezoelectric sensor that
uses the piezoelectric effect to measure pressure,
acceleration, strain or force by converting them to an
electrical charge. Piezoelectric sensors have proven to
be versatile tools for the measurement of various
processes. It is used to recognize any sorts of heavy
impact. Heavy impact is observed by a threshold value.
When the impact strain found above the threshold then
the strain considered as accident.

VII. ALGORITHM

C. VIBRATION SENSOR
A Vibration sensor is a piezoelectric sensor, that
uses the piezoelectric effect to measure pressure,
acceleration, strain or force by converting them to an
electrical charge. Piezoelectric sensors have proven to
be versatile tools for the measurement of various
processes. It is used to recognize any sorts of jerk. When
the impact strain found below the threshold then the
strain considered as a jerk or vibration.

x

Step1: START

x

Step2: Key inserted

x

Step3:
Biometric
recogonisation,
unauthorized go to step 8

x

Step4: Password access, If unauthorized go to
step 8

x

Step5: Asks for Alcohol

x

Step6: When locks revealed, Vehicle ignites

x

Step7: Under motion any impact, Accident
sensor senses

x

Step8: Establish communication via GSM with
the current location of the vehicle by GPS

x

Step9: Ignition off.

D. VOLTAGE CONVERTOR MAX 232
The
MAX220–MAX249
family
of
line
drivers/receivers is intended for all EIA/TIA-232E and
V.28/V.24 communications interfaces, particularly
applications where ±12V is not available. These parts
are especially useful in battery-powered systems, since
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VEHICLE WHEN STATIC
x

Step10: When vehicle is static, except vibration
sensing all the other sensors slept

x

Step11: Vehicle felt any sort of
unauthorized usage reported via GSM.

jerk,

VIII. CONCLUSION
Hence a modest attempt is made to bring in a low
cost and effective vehicle theft control system. The
major advantage of this system is that the whole work
can be made with a meagre amount of investment and
can be used in any automobiles and thus bringing in less
sophisticated and simple technology. Being Students of
Technology we strongly feel that ANTITHEFT
CONTROL SYSTEM would be a landmark of both
Technological as well as Social excellence. If our
project could help control the theft rate of automobiles,
then the success of our project would have been
achieved.

When the key is inserted inside the keyhole, the
microcontroller is triggered. A message is displayed on
the LCD screen asking the user to give their finger print
over the biometric sensor. This is followed by the
secondary security system present in the car asking the
user to enter a unique password. The user must provide
a correct biometric feed and the password to access the
vehicle. The password is entered in the numeric keypad.
Totally three chances would be given for the user to
enter the correct password. If the password entered
incorrect, a lock system placed in the door will be
activated. And again through the GSM module a
message is sent to the owner about the unauthorized
usage of his/her car. When all aspects of accidents are
considered everywhere we designed our third lock as a
user security level with an Alcohol sensor which can’t
be revealed when the user is found consumed alcohol.
After that the vehicle once started when under motion
experiences any heavy impact, then regarding the
accident and the current location (found with GPS) of
the vehicle, a message will be sent via GSM to the
owner stating the same. When the vehicle is static, say
in a parking space, when someone tries to loot any part
of the vehicle, the alert is made by a vibration sensor,
detects the jerks over the vehicle, if any, then the same
will be intimated to the predefined user via GSM
modem. As we discuss the system to be implemented in
a vehicle the whole thing should be operated with the
vehicle battery.
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Abstract - Shift-invariance, improved Directionality, Phase Information, Perfect Reconstruction, Limited Redundancy are
fundamental inherent properties of advanced complex dual-tree DWT that leads its importance for certain image processing task
such as image de-noising as compare to other conventional transform used for image processing and de-noising. The initial
motivation behind the work to use advanced CWT which will overcome the limitations of standard DWT. In this paper, we
demonstrate that excellent filter structure of redundant complex wavelet transforms (RCWT) with transform-domain redundancy in
2D. We achieve this by projecting the wavelet coefficients from Kingsbury’s almost shift-invariant, double-density wavelet
transform so as to separate approximately the positive and negative frequencies, thereby increasing directionality. Subsequent
decimation and a novel inverse projection maintain the low redundancy while ensuring perfect reconstruction. Although the
advanced RCWT generates complex-valued coefficients allowing processing capabilities that are impossible with real-valued
coefficients. The proposed method is highly efficient and useful for image processing applications which outperforms the methods
proposed by the previous authors for image de-noising with significant improvement in the value of PSNR over RMSE as given by
the other classical methods.
Keywords - Complex DWT, De-noising, 1-D DWT, 2-D DWT, Redundant CWT.

I.

Edges and other singularities in signal processing
applications manifest themselves as oscillating
coefficients in the wavelet domain. The amplitude of
these coefficients describes the strength of the
singularity while the phase indicates the location of
singularity. In order to determine the correct value of
localized envelop and phase of an oscillating function,
‘analytic’ or ‘quadrature’ representation of the signal is
used. This representation can be obtained from the
Hilbert transform of the signal. Thus, the complex
orthogonal wavelet may prove to be a good choice,
since it will allow processing of both magnitude and
phase simultaneously.

INTRODUCTION

Many scientific experiments results in a datasets
corrupted with noise, either because of the inadequate
data acquisition process, or because of environmental
effects. A first preprocessing step in analyzing such
datasets is de-noising, that is, removing the unknown
signal of interest from the available noisy images. There
are several approaches to de-noise images. Despite
similar visual effects, there are subtle differences
between de-noising, de-blurring, smoothing and
restoration.
It has been observed that standard DWT and its
extensions suffer from two or more serious limitations.
Complex Wavelets Transforms(CWT) use complexvalued filtering(analytic filter) that decomposes the
real/complex signals into real and imaginary parts in
transform domain. The real and imaginary coefficients
are used to compute amplitude and phase information,
just the type of information needed to accurately
described the energy localization of oscillating
functions(wavelet basis).

This paper presents the concept of DT-DWT
versions of RCWT have limited redundancy with very
good properties of shift-invariance, improved
directionality and availability of phase information,
which are not present in standard DWT. RCWT has a
huge potential in signal/image de-noising.. The paper is
organize as follows: Section 2 involves Separable DWT.
The Complex Dual Tree DWT is discussed in Section 3
& Section 4 deals with redundant complex wavelet
transform . Section 5 gives the general method involves
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in image de-noising. Section 6 deals with results &
discussions & the conclusion are given in Section 7.
II. SEPARABLE DWT
2.1 1-D Discrete Wavelet Transform
In separable DWT the analysis filter bank
decomposes the input signal x(n) into two sub band
signals, c(n) and d(n). The signal c(n) represents the low
frequency part of x(n), while the signal d(n) represents
the high frequency part of x(n). We denote the low pass
filter by af1(analysis filter 1) and the high pass filter by
af2(synthesis filter 2). As depicted in figure(1), the
output of each filter is then down sampled by 2 to obtain
the two sub band signals c(n) & d(n).

Fig. 2 : One stage in multi-resolution wavelet
decomposition of an image x(n)
III. THE COMPLEX WAVELET TRANSFORM:
There is no one unique extension of the standard
DWT into the complex plane. The complex valued
symmetric Daubenchies Wavelets (SDW) has been used
for applications such as image enhancement, restoration
and coding. The recent research in the field of
CWT[1],[2] is directed towards the design of complex
valued filter bank structure such that the resulting
wavelets(real and imaginary parts) after high pass
filtering from the Hilbert transform pairs at each
successive level in the framework of standard DWT
decomposition structure.

Fig.1: Separable DWT(Analysis) & (Synthesis) Filter
The Synthesis filter bank combines the two sub
band signals c(n) & d(n) to obtain a single signal y(n).
The synthesis filter bank up-samples each of the two
sub band signals. The signals are then filtered using a
low pass and high pass filter. We denote the low pass
filter by sf1(synthesis filter 1) and the high pass filter by
sf2(synthesis filter 2). The signals are then added
together to obtain the signal y(n). If the four filters are
designed so as to guarantee that the output signal y(n)
equals the input signal x(n), then the filters are said to
satisfy the perfect reconstruction condition.

Recent development of CWTs can be broadly
classified in two groups; RCDWT(Redundant CWTs)
and NRCWT(Non-redundant CWTs). Standard DWT is
critically decimated and gives N samples in transform
domain for the same N samples of a given signal. While
the redundant transform gives M samples in transform
domain for N samples of given input signal (where
M>N) and hence it is expensive by the factor M/N. The
RCWT include two almost similar CWTs. They are
denoted as DT-DWT(Dual-Tree DWT based CWT)
with two almost similar versions namely Kingsbury’s
DT-DWT(K), and Selesnick’s DT-DWT(S). These
redundant transforms consist of two conventional DWT
filter bank trees working in parallel with respective
filters of both the trees in approximate quadrature. The
filter bank structure of both DT-DWTs is same but the
design methods to generate the filter coefficients are
different. Both DT-DWTs provide phase information;
they are shift-invariant with improved directionality.
Selesenik proposed an alternative filter design methods
for DT-DWT(K) and designed DT-DWT(S), almost
equivalent to DT-DWT(K) such that in the limit the
scaling and wavelet functions form Hilbert transform
pairs. DT-DWT(S) is designed with simple methods to
obtain filter coefficients.

2.2 2-D Discrete Wavelet Transform
Image-processing applications requires twodimensional implementation of wavelet transform.
Implementation of 2-D DWT[3],[4],[5] is also referred
to as ‘multidimensional’ wavelet transform in literature.
In the 2D case, the 1D analysis filter bank is first
applied to the columns of the image and then applied to
the rows. If the image has N1 rows and N2 columns,
then after applying the 1D analysis filter bank to each
column we have two sub band images, each having
N1/2 rows and N2 columns; after applying the 1D
analysis filter bank to each row of both of the two sub
band images, four sub band images are obtained, each
having N1/2 rows & N2/2 columns. This is depicted in
figure (2) given below. The 2D synthesis filter bank
combines the four sub band images to obtain the original
image of size N1 by N2 [4][5].
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The filters h0 and h1 are the real-valued low pass and
high pass filters respectively for real tree. The same is
true for g0 and g1 for imaginary tree.

IV. REDUNDANT COMPLEX WAVELET
TRANSFORM
RCWT comprises of two types of DT-DWT (DualTree DWT based complex wavelet transforms) one is
Kingsbury’s DT-DWT(K) and the other is Selesnick’s
DT-DWT(S). These DT-DWT based transforms are
redundant because of two conventional DWT filter bank
trees working parallel and are interpreted as complex
because of the respective filters of both the trees are in
approximate quadrature. In other words, respective
scaling and the wavelet functions at all decomposition
levels of both the trees form the (approximate) Hilbert
transform pairs. Both versions of DT-DWT use 2-band
perfect reconstruction filter sets.
The DT-DWT(S) is the less redundant version of its
primitive 3-band perfect reconstruction Double-Density
Dual-Tree DWT(DDTWT) structure that can e found.
The DDTWT is derived by combining two parallel
Double-Density DWT(DDWT) trees, preserving the
quadrature properties of their respective wavelet filters.
Thus, DDTWT has two important benefits: first is the
shift-invariance due to redundant DDWT and second is
Hilbert pair of wavelets because of two parallel trees in
quadrature. It is important to note that DDWT is a shift
invariant 3-band redundant DWT but not a CWT. Both
DT-DWTs have same filter bank structure. The DTDWTs use the analysis and synthesis filter bank
structures the seems identical to those used for standard
DWT as shown in figures(3) and (4). The key difference
is that all the real filters are replaced with analytic filters
formulated in figure(5) to have complex solutions. The
replacement of real filters with analytic filters makes the
new structure equivalent to two standard DWT filter
bank structures operating in parallel. Because of two
parallel trees for analysis and synthesis, these CWT are
described as Dual-Trees DWT based CWT. The
insertion of the parallel structure eliminates the
disadvantages of standard DWT.

Fig. 3 : Analysis Filter Bank for 1-D DT- DWT

Fig. 4: Synthesis Filter Bank for 1-D DT- DWT

4.1 Selesnick’s DT-DWT based CWT:

Though the notation of h0 and h1 are use for all level
in the real part of analysis tree, h0 and h1 of first level
are numerically different then the respective filters at all
other levels above level-1. The same notation is applied
for imaginary tree filters g0 and g1. The synthesis filter
pairs Ãh0, h1, and g0, g1 as shown in figure(4) from
orthogonal or bi-orthogonal pairs with their respective
counterpart filters of analysis tree as shown in figure(3).
The 2-D DT-DWT structure has an extension of
conjugate filtering in 2-D case. The filter bank structure
of 2-D dual-tree is shown in figure(5). 2-D structure
needs four trees for analysis as well as for synthesis. The
pairs of conjugate filters are applied to two dimensions
(x and y), which can be expressed as:

The filter bank structures for both DT-DWTs are
identical. Figures(3) and (4) shows 1-D analysis and
synthesis filter banks spanned over three levels. It is
evident from the filter bank structure of DT-DWT that is
resembles the filter bank structure of standard DWT
with twice the complexity. It can be seen as two
standard DWT trees operating in parallel. One tree is
called as a real tree and other is called as an imaginary
tree. Sometimes in future discussions the real tree will
be referred to as tree-a and the imaginary tree as tree-b.
The form of conjugate filters used in 1-D DT-DWT
is given as: (hx+jx)
Where, hx is the set of filters {h0,h1}, and gx is the
set of filters {g0,g1}both sets in only x-direction(1-D).

(hx+jgx) (hy+jgy) = (hxhy-gxgy) + j(hxgy + gxhy)
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3

0.088388347
64832

0.01122679
215254

0.08838834
764832

0.088388347
64832

4

0.695879989
03400

0.08838834
764832

0.08838834
764832

0.088388347
64832

5

0.695879989
03400

0.08838834
764832

0.69587998
903400

0.695879989
03400

6

0.088388347
64832

0.69587998
903400

0.69587998
903400

0.695879989
03400

7

0.088388347
64832

0.69587998
903400

0.08838834
764832

0.088388347
64832

8

0.011226792
15254

0.08838834
764832

0.08838834
764832

0.088388347
64832

9

0.011226792
15254

0.08838834
764832

0

0.011226792
15254

10

0

0

0

0.011226792
15254

Fig. 5 : Filter bank structure for 2-D DT-DWT
V. 2-D De-noising:
In this section 2-D de-noising performance of
redundant CWT DT-TWT(K) is compared with other
wavelet based algorithms such as standard DWT, SWT
by using relevant Matlab (Image Processing toolbox)
functions.

Table 1: 1st Stage Analysis Filters

5.1 Image and Noise Model:
The standard test images such as Lena, Aishwarya
rai are taken for experiments. Original images are
corrupted by additive white Gaussian noise.
The image and noise model is given as:
x = s + σ.g
(2)
where, s is an original image and x is a noisy image
corrupted by additive white Gaussian noise g of
standard deviation σ. Both images s and x are of size N
by M (mostly M=N and always power of 2).

Synthesis Filters
Real Tree
High Pass

Low Pass

1

0

0

0

2

0.0112267
9215254

3

0.0112267
9215254

5.2 Algorithm:
2-D de-noising is an extension of 1-D de-noising
based on 2-D separable WT implementation. For all
conventional filtering methods, 3-by-3 filter kernel is
taken for convolution. For all wavelet based methods,
decomposition is performed up to J levels. For standard
DWT and SWT the arbitrary wavelet basis employed is
‘wtype’. Filters for DT-DWT(K) (‘w-type-s’) are given
below in Tables (1),(2),(3) and (4):

4
5

Low Pass

High Pass

1

0

0

2

0.088388347
64832

0.01122679
215254

Imaginary Tree
Low Pass
0.01122679
215254
0.01122679
215254

0.0883883
4764832
0.0883883
4764832

0.0883883
4764832
0.0883883
4764832

0
0.0883883
4764832

0.6958799
8903400

0.0883883
4764832

0.6958799
8903400

0.6958799
8903400

6

0.6958799
8903400

0.0883883
4764832

0.6958799
8903400

7

0.6958799
8903400

0.0883883
4764832

8

0.0883883
4764832

0.0112267
9215254

0.0883883
4764832
0.0883883
4764832

9

0.0883883
4764832

0.0112267
9215254

0.0112267
9215254

10

0

0

0.0112267
9215254

Analysis Filters
Real Tree

Imaginary Tree

Low Pass

High Pass
0

High Pass
0.011226
79215254
0.011226
79215254
0.088388
34764832
0.088388
34764832
0.695879
98903400
0.695879
98903400
0.088388
34764832
0.088388
34764832

0
0

0

Table 2: 1st Stage Synthesis Filters
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Analysis Filters
Real Tree
High Pass

Low Pass

High Pass

1

0.0351638
4000000

0

0

0.03516384
000000

2

0

0

0

0

3

0.0883294
2000000

0.1143018
4000000

0.114301
8400000
0

0.08832942
000000

4

0.2338903
2000000

0

0

5

0.7602723
7000000

0.5875183
0000000

0.587518
3000000
0

0.5875183
0000000

0.7602723
7000000

0

0.2338903
2000000

8

0.1143018
4000000

0.0883294
2000000

9

0

0

10

0

0.0351638
4000000

7

High Pass
0.035163
84000000
0

1

0

2

0

3

0.1143018
4000000

0.088329
42000000

4

0

0.233890
32000000

5

0.5875183
0000000

0.760272
37000000

6
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7000000
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30000000
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2000000
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84000000
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0
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0
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0.0351638
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0

0
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0

0
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0

0

0
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N M
2
MSE = 1/NM Σ Σ [s(n,m) – y(n,m)]
n=1 m=1

( 3)

255
PSNR = 10 log10
0

√MSE

(4)

Where, s is an original image and y is a recovered
image from noisy image x. The quantitative
performance is evaluated through human visual system
by observing the recovered images with various
algorithms.

0.11430184
000000

VI. RESULTS AND DISCUSSION:
A few sample results of de-noising performance
based on quantitative measure are presented in tables (5)
and (6) and the quantitative performance based on
human visual system for various algorithms are shown
in figures(6) and (7). The effect of improved
directionality on de-noising for redundant CWT DTDWT compared to less directional standard DWT is
quite clear for ‘pattern’ image for all noise conditions.
For human visual perspective, the performance of
various algorithms for high noise conditions is quite
clear. The performance of DT-DWTs is distinguishably
superior to standard DWT. But under low noise
conditions, minute differences are very difficult to
perceive hence all wavelet based methods seem to have
nearly same visual effects.

Imaginary Tree
Low Pass
0.035163
8400000
0
0
0.088329
4200000
0
0.233890
3200000
0
0.760272
3700000
0
0.587518
3000000
0

0.08832942
000000

The quantitative measures for 2-D de-noising,
namely MSE(Mean Square Error) and PSNR(Peak
Signal to Noise Ratio) are determined as:

0.76027237
000000

0.760272
3700000
0
0.233890
3200000
0
0.088329
4200000
0

0.23389032
000000

5.3 Performance Measure:

0.08838834
764832

Synthesis Filters
Real Tree

0

Table 4: Remaining Stage Synthesis Filters

Table 3: Remaining Stage Analysis Filters

Low Pass

0.2338903
2000000

Imaginary Tree

Low Pass

6

7

High Pass
0
0
0.11430184
000000

Performan
Image with σ = 10
ce
Measure
Aishwa
for
Lena Goldhill Peppers Parrot
rya
De-noising
Methods
Initial
100 100
100
100
100
MSE

0
0.58751830
000000
0.76027237
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MSE (Hard Thresholding)
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Standard
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39
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DTDWT(K)
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SWT
DT‐DWT(K)

0

MSE (Soft Thresholding)

MSE
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DWT
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48

38

40

63

SWT

36

39

28

28

47

DTDWT(K)

33

37

27

27

35

PSNR

Fig. 7 : MSE Vs Peak Signal-to- Noise Ratio(Soft
Thresholding) for (σ=10)
6.1 Results via Soft Thresholding

Table (5): MSE for various de-noising methods (σ=10)
for different images: (a) Hard thresholding (b) Soft
tthresholding with parameters J=3, stpsz = 1, wtype =
‘db2’, wtype-s = ‘FSfilt’.
Performance
Measure for
De-noising
Methods
Initial PSNR in
dB

Image with σ = 10
Lena Goldhill Peppers Parrot Aishwarya
28.12

28.15

28.12

28.12

Original Image

Noisy Image

28.15

(a) PSNR in dB (Hard Thresholding)
Standard DWT

30.63

29.99

31.71

31.52

29.15

SWT

32.24

31.95

33.65

33.93

31.88

DT-DWT(K)

32.65

32.19

33.75

34.25

33.49

(b) PSNR in dB (Soft Thresholding)
Standard DWT

31.65 31.28

32.23

32.10 30.14

SWT

32.59 32.18

33.60

33.53 31.39

DT-DWT(K)

32.91

33.77

33.77

32.37

Standard DWT

DT-DWT(K)

Fig. 8 : Output Results via Soft Thresholding

32.65

6.2 Results via Hard Thresholding

Table(6) : PSNR for various de-noising methods (σ=10)
for different images: (a) Hard Thresholding (b) Soft
Thresholding with parameters J = 3, stpsz = 1,
wtype=’db2’, wtype-s=’FSfilt’ and ‘otherfilt’.
80
60
Standard DWT
40

Standard DWT

SWT
DT‐DWT(K)

20

Fig. 9 : Output Results via Hard Thresholding
The de-noised image obtained using hard and soft
thresholding has a PSNR of 33.49 and 32.65 in dB
respectively for σ=10 . The de-noised image obtained
using conventional wavelet transform has a PSNR of

0
MSE

DT-DWT(K)

PSNR

Fig. 6 : MSE Vs Peak Signal-to- Noise Ratio(Hard
Thresholding) for (σ=10)
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29.15 dB and 30.14 dB for Hard and Soft thresholding
for σ=10. Thus the Redundant CWT type DT-DWT(S)
gives better performance over the classical method. The
values are tabulated above in table (6).

[3]

R. Gomathi & S. Sevakumaran, “A Bivariate
Shrinkage Function for Complex Dual-Tree
DWT based Image De-noising”, in Proc.
ICWAMS-2006,
Bucharest,
Romania,
October 16-18, 2006.

VII. CONCLUSION AND FUTURE SCOPE
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I. W. Selesnick, “The Double Density Dual-Tree
DWT,” IEEE Trans. On Signal Processing, 52(5):
1304-1314, May 2004.
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N G Kingsbury, “Image Processing with
Complex Wavelets,” . Phil. Trans. Royal Society
London A, no. 357, pp. 2543-2560, Sept 1999.
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I W Selesnick, “Hilbert transform pairs of
wavelet bases,” IEEE Signal Processing Letters,
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N. G. Kingsbury, “ A dual-tree complex wavelet
transform with improved orthogonality and
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N. G. Kingsbury, “ Complex wavelets for shift
invariant analysis and filtering of signals,”
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10(3): 234-253, May 2002.
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I W Selesnick, “The design of Hilbert transform
pairs of wavelet bases via the fliat delay filter,” in
Proc. ICASSP, Salt Lake City, UT, May 2001.

In this paper, a advance complex wavelet transform
such as Redundant DT-DWT(K)[8],[9] is proposed for
image de-noising. This new rule maintains the
simplicity, efficiency and classical soft thresholding
approach. The result is simulated on Matlab 7.0.1
environment. The Simulation results of Aishwarya rai
for classical Separable DWT and Complex Dual-Tree
DWT are shown in above figures(8) and (9). With these
results it is concluded that DT-DWTs are superior to
standard DWT for 2-D de-noising application. The
choice of shrinkage (thresholding) strategy and selection
of optimum threshold value are crucial for wavelet
shrinkage de-noising using any form of WT. DT-DWTs
are especially efficient in higher noise conditions. It is
clear that the proposed method gives significant
improvement in terms of image quality and preserve the
useful information from the original image. These
properties are important for many applications in image
processing. In future, this work can be extended by
using different types of wavelets for different values of
noise variance also.
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Abstract - In this paper, a new cost effective clos symmetrical optical multistage interconnection network (MIN) is constructed and it
is proved that the hardware implementation cost for the constructed network is lesser than the previous clos multistage
interconnection networks. Further, the fault estimation of the constructed network is done and is compared with different clos
symmetrical models.
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I.

INTRODUCTION

Currently, there exists an enormous demand for
bandwidth from many emerging networking and
computing applications, such as data-browsing in the
worldwide web, video conferencing, video on demand,
E-commerce and image distributing. Optical networking
is a promising solution to this problem because of the
huge bandwidth of optics. As we know, a single optical
fiber can potentially provide a bandwidth of nearly 50
terabits per second, which is about four orders of
magnitude higher than electronic data rates of a few
gigabits per second accessed by the attached electronic
devices such as network processors or gateways.

•

Attempt to reduce cost

•

Attempt to decrease the path length

There are many types of multistage interconnection
networks but clos network has gained wide attention due
to its regular topology and low latency. It is be widely
used for parallel and distributed networks.
A major problem in optical interconnection network
is the hardware implementation cost. In the following
sections, the cost effective multistage clos symmetrical
interconnection network is discussed which offers very
low implementation cost in comparison with other
models of clos symmetrical MIN. The reliability
evaluation has been done on the constructed network
and compared with other clos symmetrical MINs

Recent improvements in the optical interconnection
technology allow creation of interconnection networks
that are larger, faster, and more power efficient than
ever before. Advances in this area have made optical
communication a promising networking choice to meet
the increasing demands of high performance
computing/communication applications for high channel
bandwidth and low communication latency. Fiber optic
communications offer a combination of high bandwidth,
low error probability, and gigabit transmission capacity.
Multistage interconnection networks (MINs) have been
extensively accepted as an interconnecting scheme for
parallel computing systems. As optical technology
advances, there is considerable interest in using optical
technology to implement interconnection networks and
switches. Depending on the interconnection scheme
employed between two adjacent stages and the number
of stages, various MINs has been proposed. Multistage
interconnection networks:

II. CLOS
SYMMETRICAL
NETWORK

MULTISTAGE

The traditional electronic three-stage Clos network,
first proposed by Clos [1], is a type of multistage
network and has been widely used in parallel and
distributed systems due to its regular topology and low
latency. The Clos network has three stages: the input
stage, middle stage, and the output stage. Each stage is a
stack of crossbar switches. In the N1 ×N2 three-stage
Clos network C(m, n1, r1, n2, r2) shown in Fig 1, there
are r1 input switches, m middle switches, and r2 output
switches, where N1 = r1 × n1 , N2 = r2 × n2, and any
crossbar switch is interconnected with any other
crossbar switch in the adjacent stage by a unique link.
Hence, the dimension of each crossbar switch in the
input, middle and output stages are n1 ×m, r1 × r2 and
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m×n2, respectively. If n1 = n2 = n and r1 = r2 =r, m = n
then the Clos network is symmetric and denoted as C
(m, n, r).

A. Steps to construct a 5-stage Clos symmetrical
Optical MIN
•

Assume an (N x N) single stage network as shown
in fig 2

Fig. 2 : Single Stage Network
•

Fig. 1 : 3-stage Clos Symmetrical MIN
The Clos networks can be classified according to
route assignment algorithms of input calls as; strictly
non-blocking (SNB), Wide-sense non-blocking (WSNB)
and Rearrangeably non-blocking (RNB). A Clos
network is strictly non-blocking (SNB) if there is always
an available path for an input call request, and if there
are more than one choice of middle switches, one of
them is arbitrarily chosen without consideration of
future call requests. A wide-sense non-blocking
(WSNB) network can always provide a connection path
for an incoming call without rearranging current
connections, but each connection path is selected
according to some predetermined rules that guarantee
future requests will not be blocked. A Rearrangeably
non-blocking (RNB) network allows rearrangements of
existing connections to accommodate a new call request.

Replace the (N x N) single stage network with a 3stage network (with N inlets and outlets) which
consists of n0- number of switches of (n1 x m1) with
n1-number of inputs to each switch of first stage and
m1-number of outputs of each switch, where
n0=n1=m1=√N as N=n0n1 and m1=n0=n1 for
symmetrical 3-stage Clos multistage network [3].
The second stage consists of m1-switches of (n0 x
n0) and the third stage being a mirror image of first
stage consists of n0-switches of (n1 x m1). A 3-stage
Clos symmetrical network is shown in fig 3

Fig. 3 : 3-stage Clos symmetrical network

III. COST EFFEECTIVE CLOS SYMMETRICAL
MULTISTAGE NETWORK

•

It can be seen in [1] that using a single stage
crossbar network to implement an N × N Optical
Multistage Interconnection network requires N² crosspoints/switches, which can be very expensive for a
typical Optical Multistage Interconnection network with
hundreds of fibers and wavelengths. To reduce the
hardware complexity, a Clos multistage Interconnection
network [1], which consists of smaller crossbars
(switches) at each stage, can be adopted. It has been
shown in [2] that the hardware implementation cost can
be reduced by using 3-stage (N x N) Clos Optical
Multistage Interconnection network up to O(N3/2). To
reduce the hardware implementation cost of a (N x N)
Clos Optical Multistage Interconnection network
further, 3-stage Clos Optical MIN is extended to 5stage, which consists of smaller crossbars (switches) at
each stage. A 5-stage Clos symmetrical Optical MIN is
constructed using a 3-stage symmetrical Clos Optical
MIN.

Now replace each of the middle stage switches with
a 3-stage Clos symmetrical network, having same
number of inputs and outputs as the switch has. As
shown in fig 4, a 3-stage Clos network has N=n1n0
as input and output, so each of the middle stage
network will have the same value as input and
output, shown in fig 4. Thus, in 5-stage Clos
symmetrical network, the first stage consists of
(n2n1n0)-number of switches of (n2 x m2), the
second stage will be the first stage of each middle
stage network which is being replaced by a 3-stage
Clos symmetrical network and the third stage would
be the middle stage of 3-stage Clos network, fourth
stage would be the third stage of 3-stage Clos
symmetrical network and final(fifth) stage would be
the mirror image of the first stage with (n2n1n0)number of switches of (m2 x n2).
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Therefore it is clear from the experimental results
that our 5-stage Clos symmetrical network constructed
is cost effective than previous models of Clos
symmetrical network.
V. RELIABILITY
MULTISTAGE
NETWORKS

ANALYSIS
OF
CLOS
INTERCONNECTION

In this section we will study the reliability analysis
of Clos multistage interconnection network using optical
interconnects on the basis of reliability of optical
switching element.
A. Reliability
Fig. 4 : 5-stage Clos symmetrical network

It is defined as the probability that the component
or system experiences no failures during the time
interval t0 to t1 given that the component or system was
repaired to a like new condition or was functioning at t0.

IV. COST ANALYSIS OF CLOS SYMMETRICAL
MULTISTAGE INTERCONNECTION
NETWORKS

a) Terminal Reliability (TR). Generally used as a
measure of robustness of a MIN, is the probability of
existence of at least one fault free path between a
designated pair of input (s) and output (t) terminals.

In general, the hardware cost of a crossbar network
is characterized by the number of crossbar switches (or
cross-points), because these components are expensive,
active devices and thus, play a major role in measuring
the network cost. The following conditions should be
taken into account to compute the number of crossbar
switches for a 5-stage Clos symmetrical network;
•

The middle stage switches is replaced by 3stage Clos symmetrical network

•

N = n2xn1xn0, n2 = n1 = n0 = n, so n = (N)1/3

•

For symmetrical network, m2 = n = (N)1/3

b) Broadcast Reliability (BR). Is its ability to
broadcast data from a given input terminal to all the
output terminals of a network.
c) Network Reliability (NR). Is defined as the
probability that there exists a connection between each
input to all outputs.
There are two main categories of reliability
evaluation techniques. Analytical techniques represent
the system by a mathematical model and evaluate the
system reliability indexes from this model using
mathematical solutions. Simulation methods, however,
estimate the reliability indices by simulating the actual
process and random behavior of the system. In this
paper, the analytical technique for reliability evaluation
is considered.

Therefore using all these conditions the cost of 5-stage
Clos symmetrical network is given by;
C(5) = 2n0n1m2m1 + 2n0n1n2m2 + n02m1m2
C(5) = O(N)4/3
Comparison of Cost versus Switching stages for Clos network

8

10

1-stage
3-stage clos N/W
5-stage clos N/W

7

10

B. Reliability evaluationof
models

6

number of cross-points(C)

10

For reliability evaluation, a 16X16 3-stage Clos
symmetrical network is considered. It has N=16 inputs
and outputs. N=2m. Each stage consists of 4 switches of
4X4 as n = r = √N and because we have considered a
symmetrical network so m = 4. Each switch in the first
stage is connected to the middle stage through 4 paths.
So terminal reliability of 3-stage Clos 16X16 network is
given by;

5

10
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3
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10

1
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0

10

Clos symmetrical MIN

0
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1500

2000 2500 3000
number of nodes(N)
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Rt = [4R5 + 4R3 – R6 – 6R4]
Broadcast reliability of 16X16 3-stage Clos network
is evaluated as

Fig. 5 : Comparison of Cost versus Switching stages for
Clos network
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Rb = [R9 + 4R6 – 4R8]

Rt = [- R10 + 4R9 – 4R8 – 2R6 + 4R5]

Network reliability of 16X16 3-stage Clos network
is evaluated as

Broadcast reliability of 8X8
symmetrical network is evaluated as;

Rn = [4R11 + 4R9 – R12 – 6R10]

Network reliability of 8X8
symmetrical network is evaluated as

VI. EXPERIMENTAL
RESULTS

10

Clos

AND

SIMULATION

The simulation of the cost analysis and reliability
analysis for Clos symmetrical network is done on
matlab and the following results are obtained;

Broadcast reliability of 16X16 4-stage Clos network
is evaluated as
3

5-stage

Rn = [- R16 + 4R15 – 4R14 – 2R12 + 4R11]

Rt = R2 [- R8 - 6R4 + 4R6 + 4R2]

7

Clos

Rb = R15 + (4R9 (1 - R)) + (8R11 (1- R)2)

Now one extra stage is added to 3-stage Clos
symmetrical network and a 4-stage 16X16 Clos
symmetrical network is constructed with same
conditions as for 3-stage Clos symmetrical MIN. The
switches in stage 2 and stage 3 will act in series to each
other but will be in parallel to first and final stage. The
switches in first and last stage will be in series.
Therefore net terminal reliability of 4-stage 16X16 Clos
symmetrical network is given by

13

5-stage

Terminal reliability vs reliability of sw element for clos network
1
3-stage Clos
4-stage Clos
5-stage Clos

12

Rb = [R + (16R (1 - R) ) + 4R – 4R ]
0.95

Term inal reliability

Network reliability of 16X16 3-stage Clos network
is evaluated as
Rn = [R8 (- R8 - 6R4 + 4R6 + 4R2)]
For 5-stage 8X8 Clos network N=8, n0 = n1 = n2 =
m1 = m2 = n, and n = (N)1/3. Therefore we will have 4
2X2 switches in first stage and 4 2X2 switches in
second, third, 4th and 5th stage. The connections
between different stages will be as shown in fig 6. This
5stage network can be easily obtained from the basic
structure of 5-stage Clos network using N=8 and then
satisfying all the conditions mentioned. There will be
two paths between each input and out terminal with
switches of 3rd stage being parallel to each other.
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Fig. 7 : Comparison of terminal reliabilities
broadcast reliability vs reliability of sw element for clos network
1
3-stage Clos
4-stage Clos
5-stage Clos
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Fig. 6 : 8X8 5-stage Clos symmetrical network for
Reliability Evaluation
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Fig. 8 : Comparison of Broadcast reliabilities

So terminal reliability of 5-stage 8X8 Clos network
is given by;
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Fig. 9 : Comparison of Network reliabilities
VII. CONCLUSION
The reliability analysis is done using 8X8 5-stage
Clos symmetrical MIN and the results obtained shows
that the reliability of this network is lesser than 16X16
3-stage Clos symmetrical MIN. But it can be improved
using 16X16 5-stage Clos symmetrical network as 4X4
switches are more reliable than 2X2 switches. Thus our
Clos symmetrical cost effective and fault estimated
model has comparable performance to other networks.
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Abstract - Resource management is a vital task of grid computing environment. It is the responsibility of grid system to ensure that
all applications/clients/tasks requesting for resources are getting resources in a timely manner. Various recourse allocation strategies
are there which provide guidance for grid systems to make resource allocation decisions. The detail paper will describes various
Proportional share schedulers with O(1) overhead for resource management in grid environment. The Proportional/fair share
scheduler(s) ensures that resources are allocated to in an efficient manner and this ensures fairness in resource allocation. Through
this paper, we are also proposing a new inter- intra fairness scheduler who integrates the features of fair share schedulers in an
efficient way and will surely contribute well in managing critical issues of scheduling jobs and resources in a smooth way. The detail
paper will be divided into six sections where the first section comprise a general introduction of the subject, second section includes
background concept, third section describe various fairness scheduler, fourth section contain our proposed model detail theory and
fifth section includes comparison of the propose method with the TORQUE scheduler and finally we summarise the paper with
general conclusion and future scope.
Keywords - Fairness, Grid Environment, Inter-Intra Fairness Scheduler, Proportional Share Schedulers, Resource Allocation,
Resource Management, TORQUE scheduler.

I.

II. BACKGROUND

INTRODUCTION

This section includes the discussion of the basic
concepts regarding the proportional share methods. Note
that we are using proportional and fair interchangeably.
Section 2.1 briefly discusses about Perfect Fairness, the
sections 2.2 discuss about Service time error calculation
and lastly section 2.3 discuss about Virtual time and
Virtual finish time.

Resource management is one of the chaotic issues
of grid environment. For effective utilization of the
resources in grid systems, efficient application/task
scheduling methods are required. Task scheduling
algorithms are commonly applied by grid resource
managers to optimally dispatch tasks to grid resources.
Typically, grid users submit their own tasks to the grid
manager to take full advantage of the grid facilities. The
grid manager in a grid system tries to distribute the
submitted tasks amongst the grid resources in such a
way that the total response time is minimized. Similarly,
there is an additional issue of providing fair share to
each application of individual users according to their
priority by the grid manager.

2.1 Perfect Fairness
The basic idea of perfect fairness is that each client
has an associated weight and resources are allocated to
the clients in proportional to their weights. Now, a
scheduler can achieve proportional share in one of the
following ways. One way is to adjust the frequency that
a client is selected to run by adjusting the position of the
client in the queue. The other way is to adjust the size of
the time quantum, which is the maximum time interval
the client is allowed to run before another scheduling
decision is made.

There are various fair scheduling algorithms which
provided better proportional sharing accuracy. However,
the time to select a client for execution using these
algorithms grows with the number of clients. Most
implementations require linear time to select a client for
execution. In this paper, we propose a new efficient
Inter- Intra Fairness scheduler and show its comparison
with TORQUE scheduler.

Perfect fairness can be defined as the ideal state in
which each client has received services exactly
proportional to its share. It can be define as the perfect
fairness for any clients i out of the list of clients C where
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C= [i,j,…..] for time interval T where t1 is the service
starting time and t2 is the service ending time as

Ratio Round Robin, section 3.3 includes Dynamic error
based fair scheduling method, section 3.4 includes
Dynamic task scheduling method using service time
error and virtual finish time.

Wi(t1,t2) = (t2-t1) Si/∑iSi
Where Si is the proportional share of client i and
Wi(t1,t2) is the amount of service received by client i
from a list of clients C.

3.1 Virtual Time Round Robin (VTRR)
The VTRR algorithm orders the client in the queue
in the order from largest to smallest share and executes
the first client for one time quantum. Once the first
client completed its time quantum then its counter is
decremented by one and its virtual finish time (VFT) is
incremented as

2.2 Service Time Error
The Service Time Error is the difference between
the amount time allocated to the client during interval
(t1, t2) under the given algorithm, and the amount of
time that would have been allocated under an ideal
scheme that maintains perfect fairness for all clients
over all intervals. It is defined as Ei(t1, t2), for any clients
i out of the list of clients C where C= [i,j,…..] for time
interval T where t1 is the service starting time and t2 is
the service ending time as

VFTi(t+Q) = VFTi(t) + Q/Si
Where Q is the time quantum and Si is the share of
the client. Then the scheduler moves to the next client in
the run queue. At that time, we check for violation of the
time counter invariant which means if the counter of
current client is less than the next client then the next
client will be chosen over the current one and schedule
for one time quantum. If the time counter invariant is
not violated then scheduling decision is made using
VFT. VFT of the next client is compare with the Queue
Virtual Time (QVT) which is a measure of what a
client’s VFT should be if it has received exactly equal to
its share. This is called as VFT inequality which can be
represented as

Ei(t1, t2) = Wi(t1,t2) - (t2-t1) Si/∑iSi
Or
STE (Service Time Error) = ST given by algorithm
– ST of an ideal system
A positive service time error indicates that a client
has received more than its ideal share over an interval; a
negative error indicates that a client has received less.

VFTi(t) – QVT(t+Q) < Q/Si

2.3 Virtual Finish Time

If this comparison is true, the scheduler selects and
executes the next client in the queue for one time
quantum and the process continues for the rest of the
queue. If it is false, then the scheduler selects the first
client to execute. One scheduling cycle ends when the
time counter of all clients reaches zero.

Before explaining Virtual Finish Time (VFT), we
first explain the notion of Virtual time (VT). The Virtual
Time of a client is a measure of the degree to which a
client has received its proportional allocation relative to
other clients. The virtual time (VT) for a client i at time t
can also be defined as

3.2 Group Ratio Round Robin (GR3)

VTi (t) = Wi(t)/Si

This method is further divided into two different
algorithms i.e. Intergroup GR3 and Intragroup GR3. It
uses an efficient grouping strategy by grouping clients
into one group with similar share values. This method
deals with choosing group from a list of groups for
scheduling. Groups are ordered in a from the largest to
smallest group share which is the sum of shares of all
clients in a group. It uses group ratio (GR) between the
groups to determine which group to select. The GR of
the last group is set to one and GR of rest of the groups
are greater than or equal to one. The GR for group G1
can be calculated as

Now, the client’s Virtual Finish Time (VFT) is
defined as the virtual time the client would have after
executing for one time quantum.
VFTi(t) = 1/ total execution time
When a client executes, its virtual Finish time
advances at a rate inversely proportional to the client’s
share.
III. PROPORTIONAL
METHODS

SHARE

SCHEDULING

This section discusses various fair scheduling
methods with high fairness accuracy and O(1) overhead.
These methods are basically developed for multiplexing
time shared resources among a set of clients C. Section
3.1 describe briefly about Virtual time round robin
scheduling method for efficient allocation of task to
different resources, section 3.2 discuss about Group

GRG = group share of G1/group share of G2
After selecting the group, the intragroup scheduling
method selects the current client to execute within the
group in a round robin manner that taken into accounts
for the amount of service each client has already
received. The method determines at the beginning of the

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

128

Simulation of Inter-Intra Fairness Scheduler with Torque Scheduler Using Real Workload Traces for Grid Computing Environment

round which clients still have at least as much remaining
time to run in the scheduling cycle as their proportional
share of service, then run those clients during the round.
Given a client A with share SA and counter CA in a
group G with group share SG. the method runs a client if
the following inequality hold when ClastG > 0 :

IV. NEW
PROPOSED
“INTERFAIRNESS SCHEDULER”

INTRA

The method is an proportional share scheduler that
schedules task with O(1) time complexity. The method
is based upon multiple queues. We organise the clients
having similar priority level with different or similar
share/ weights into a single queue. Note that priority is
directly related to the weight that assign to the job. For
example, a job is given high share values only if it is
attain a high priority level. The share value we assign to
the different clients is based upon some important
parameters like

SA/SG <= CA/ ClastG
The scheduling cycle ends when all the counters
become zero.
3.3 Dynamic error based fair scheduling method
This method also based on multiple queues time
shared systems. The scheduler orders the tasks in the
form of the queues. Queue size is obtained by dividing
total no of task with total no of available processor.
Every queue contains the tasks similar to its size. Every
task is assigned with its respective share value and the
queue is rearranged in the form of smallest to the largest
share value. The scheduler selects the first task from the
queue to run for one time quantum. When the first task
completed its one quantum, then the STE is calculated
for the current job. If

1.

Cost he is willing to pay

2.

Deadline for the application.

3.

Number of resources required by
application. (Resource Requirements)

the

Different combination of the above parameters can
be given different priority level. This depends upon
system to system requirement. The scheduling method is
divided into two parts which are
•

STE current job > 0

Inter-queue scheduling :

Queues are ordered from the largest to smallest
priority level with different or similar share value into
single queue. Note the purpose of using different or
similar share is that some defined share value range
comes under same priority level like share value with 1,
2, 3 comes under priority level A, similarly share value
with 4, 5, 6 comes under priority level B and so on. The
method assign similar priority on the basis of cost the
client is willing to pay for the application and different
or similar share value on deadline or resource
requirements. Queue size is obtained by dividing total
no of task with total no of available processor. Every
queue contains the tasks similar to its size. Every queue
is associated with its queue ID, queue counter, priority
level, queue share value, Virtual Finish Time (VFT)
where queue ID is the unique identification of the
queue, counter is like a timer of the queue which is
decremented after one scheduling cycle is completed,
and priority level is the level which differentiates one
queue from the other one on the basis of their respective
importance. Queue share value is the total number of
client share within the queue which can be represented
as

is true then put the current job at the end of the queue.
Then calculate and compare the STE for the first job and
the second job in the queue. If
STE first job > STE second job
is true then the scheduler chose second job to execute
otherwise first job. If the STE of the current job is false
then the scheduler executes the current job again for one
time quantum and the process continues till all the jobs
have completed their execution.
3.4 Dynamic task scheduling method using service
time error and virtual finish time.
This method is combines the benefit of GR3 and
VTRR. Tasks are maintained in the form of queues.
Every client is associated with its unique identity no,
counter value and weights/share. Weights are usually
assigned upon the priority of the client or how much he
is willing to pay for accessing resources. The first task is
executed for one time quantum and then its STE is
calculated and compared with the STE of the task at the
head of the queue. If
STE current job > STE first job

Queue total share value = [cleint1 share value +
cleint2 share value + cleint3 share value + ...............
cleintn share value]

is true, then execute the first job otherwise execute the
current job. After completion of every scheduling cycle,
VT and VFT are calculated for every task. Arrange them
in largest to the smallest order and scheduler always
choose the task to execute with the smallest VFT.
Scheduling cycle continues with the comparison of STE
and the process continues.

Every queue is selected on the basis of their VFT.
To explain VFT, we first explain the notion of VT i.e.
Virtual time. The VT of a queue is a measure of the
degree to which a queue has received its proportional
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allocation for the jobs relative to other. When a queue is
executes, its VT advances at a rate inversely
proportional to the queue total share value. In other
words, the VT of a queue Q at time T is the ratio of WQ
(T) to SQ .

is true then the scheduler chose second job to execute
otherwise first job. If the STE of the current job is false
then the scheduler executes the current job again for one
time quantum and the process continues till all the jobs
have completed their execution.

VTQ (T) = WQ (T)/ SQ
Input: A set of Queues Q where Q = [Q1, Q2,
Q3....Qn]. Every queue contains N number of jobs
from the set of total jobs T which can be allocated
to M number of available processors.

Where WQ (T) is the amount of service received by
queue Q at time T and SQ is the proportional share.
Given a queue VT, the queue VFT is defined as the VT
the group would have after executing the jobs within the
queue for one time quantum each.

Output: Schedule T onto M

VFTQ (T) = 1/ VTQ

1.

Create multiple queues set Q.

The method then schedules queues by selecting the
queue with the smallest VFT. Once the queue is selected
for execution its counter is decremented and VFT is
updated. If we denote the system time quantum as TQQ,
the current queue share value as SQ and current queue
VFT as VFTQ , then VFTQ (t) is updated as

2.

While there are unexecuted queue do

3.

For each queue

4.

Calculate VFT, VFT=1/VT where VT(T) =
W (T)/ S

5.

Chose the queue with the smallest VFT called
it as current_queue

VFTQ (t+TQ) = VFTQ (t) +TQ/ SQ
Then the scheduler moves to the queue from the list
of the queues.

6.

For each current_queue, Qi in Q

7.

Queue_Size = Remaining T/ Available M

•

8.

Remove Queue_Size jobs from T and
enqueue them to Qi

9.

While there are jobs in the queue do

Intra-queue scheduling:

Once the group has been selected a job within the
group is selected to run on the basis of their Service
Time Error (STE). First client of the selected queue is
executed for one time quantum. When the first task
completed its one quantum, then the STE is calculated
for the current job. The Service Time Error is the
difference between the amount time allocated to the
client during interval (t1, t2) under the given algorithm,
and the amount of time that would have been allocated
under an ideal scheme that maintains perfect fairness for
all clients over all intervals. It is defined as Ei(t1, t2), for
any clients i out of the list of clients C where C=
[i,j,…..] for time interval T where t1 is the service
starting time and t2 is the service ending time as
1

2

1 2

10. Execute the first job from Qi for one time
quantum to the available resource(s) which is
called as current_job.
11. Calculate the STE for the current_job
12. If STE current job > 0 is true
13. Then, put current_job at the end of the queue.
14. elseif STE first job > STE second job is true
15. then, second_job = current_job
16. else
17. first_job = current_job

2 1

Ei(t , t ) = Wi(t ,t ) - (t -t ) Si/∑iSi

18. end if

Or

19. end while

STE (Service Time Error) = ST given by algorithm – ST
of an ideal system

20. end for jobs
21. end for queues

A positive service time error indicates that a client
has received more than its ideal share over an interval; a
negative error indicates that a client has received less. If

Fig.1: Pseudo code for Inter-Intra fairness scheduler

STE current job > 0

V. IMPLEMENTATION AND RESULTS

is true then put the current job at the end of the queue.
Then calculate and compare the
STE for the first job
and the second job in the queue. If

To demonstrate the effectiveness of Inter-Intra
fairness scheduler, we have quantitatively implemented
it and compare it with TORQUE scheduler. We have
conducted simulation studies through GridSim based

STE first job > STE second job
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Grid users are not directly simulated but the job loader
entity can be used as a parent class for the future
implementation of the Grid user. Simulator's behaviour
is driven by the event-based message passing protocol.
For each simulated event such as the job arrival or the
job completion one message dining this event is created.
It contains the identifier of the message recipient, the
type of the event, the time when the event will occur and
the message data. The simulator is fully compatible with
the latest GridSim 5.02 release since no changes were
made in the GridSim package itself.

Alea simulator with real workload traces. This section is
divided into three sub-sections where the first section
includes workload traces details, second section describe
about the Alea simulator and finally results of the
comparision.
5.1 Workload Traces
We have used Meta Centrum log from
MetaCentrum Czech National Grid system for the
duration period from Jan 2009 to May 2009. This log
contains several months’ worth of accounting records
from the national grid of the Czech republic, called
MetaCentrum. This grid is composed of 14 clusters
(called nodes), each with several multiprocessor
machines, for a total of 806 processors. The original log
is available as METACENTRUM-2009-0 and the one
we use is METACENTRUM-2009-1file which is old
version of converted log available for use from 13 Dec,
2011. The size of the file is 1.5 MB gz.
5.2 Alea Simulator
Alea Simulator is based on the latest GridSim 5
simulation toolkit which we extended to provide a
simulation environment that supports simulation of
varying Grid scheduling problems. The scheduler is
capable to handle dynamic situation when jobs appear in
the system during simulation. In this case generated
schedule is changing through time as some jobs are
already finished while the new ones are arriving. Same
as the GridSim, the Alea 2 is an event-based modular
simulator, composed of independent entity which
implements the desired simulation functionality. It
consists of the centralized scheduler, the grid resource(s)
with the local job allocation policy, the job loader, the
machine and failure loader and additional classes
responsible for the simulation setup, the visualization
and the generation of simulation output. By now, the
Sr.no

Parameter

1

Number of waiting
and running jobs

Fig. 1: Main parts of the Alea simulator
5.1 Results
The Inter-Intra Fairness scheduler and TORQUE
scheduler is implemented and evaluated with real
workload traces of MetaCentrum. Various parameters
which are evaluated in comparision
.

Inter-Intra Fairness Scheduler

TORQUE Scheduler
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Sr.no

Parameter

2

Number of requested
and used CPU

3

Cluster usage per day

4

Average
machine
usage per day

Inter-Intra Fairness Scheduler

TORQUE Scheduler
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Sr.no

Parameter

5

Cluster usage per day

6

Percentage of Failed
CPU per day

7

Cluster
hour

8

Machine usage per
hour

usage

Inter-Intra Fairness Scheduler

TORQUE Scheduler

per

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

133

Simulation of Inter-Intra Fairness Scheduler with Torque Scheduler Using Real Workload Traces for Grid Computing Environment

.VI. CONCLUSION AND FUTURE SCOPE
We propose a new fair share scheduling method
which is tested on real workload traces. The method is
compared with TORQUE resource manager which
shows that the scheduling is efficient and can be
deployed effectively in a grid computing environment. It
also shows a decent contribution to the grid scheduling
methods. Future work can be based upon comparing this
method with various other existing one. Moreover, the
Scheduler can be improved by experimenting with
different other methodologies.
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Abstract - We present 3D gesture recognition, a new vision-based interaction system. 3D gesture recognition uses computer
vision[3] techniques to extend commonly used interaction metaphors, such as multitouch[6] screens, yet removes any need to
physically touch the display.
The user interacts with a virtual plane that rests in between the user and the display. On this plane,
hands and fingers are tracked and gestures are recognized in a manner similar to a multitouch[6] surface. Many of the other vision
and gesture-based human-computer interaction systems have been limited by requirements that users do not leave the frame or do
not perform gestures accidentally, as well as by cost or specialized equipment. 3D gesture recognition does not suffer from these
drawbacks. Instead, it is robust, easy to use, builds on a familiar interaction paradigm, and can be implemented using a single camera
with off-the-shelf equipment such as a webcam-enabled laptop. In order to maintain usability and accessibility while minimizing
cost, we present a set of basic 3D gesture recognition guidelines. We have developed two interfaces using these guidelines—one for
general computer interaction, and one for searching an image database.
Keywords - CAMSHIFT-Continuous Adaptive Meanshift Algorithm ,CBIR-Content Based Image Retrieval ,HCI-Human computer
interface ,CVHCI -Computer Vision for General HCI.

I.

mature vision interaction systems based on localized
interaction within certain “hot spots” in the
environment. However, the localized interaction does
not allow generalized control. These systems have
performed well in laboratory settings, but many have not
been evaluated or used in general settings for two
primary reasons. First, in most cases, when the system is
on, it is continuously watching for gesturing users such
as in. From a usability perspective, this trait yields a
limiting scenario in which the user cannot act naturally
and assume whatever poses are comfortable for them.
Solutions to the “always on” nature of a system which
force unnatural postures as shown in the user study for ,
requires that the user hold their arm away from the body
unsupported for long periods of time, are not much of an
improvement. Second, many of these systems are
difficult to set up, tuned to a specific use case or
software package, and can require very expensive
hardware. GestureVR requires two cameras configured
for stereo-vision, something that may be difficult for
general use, while uses only one camera, but uses
projectors and a camera inside a robotic head to follow
the user for specific kiosk applications. In contrast, the
3D gesture recognition system we propose overcomes
both of these issues while concurrently bringing to bear
well-known interaction metaphors like multitouch in a
computer vision[3] setting. 3D gesture recognition
driving innovation is to

INTRODUCTION

Since the inception of graphical computer systems
in April 1981 [8], interaction with graphical computer
systems has evolved over the past thirty years to include
such interface metaphors as the mouse and keyboard,
pen computing, touch, and recently multitouch[6]. These
enabling developments have allowed interaction to
become more accessible and natural. Despite the broad
range of technologies in these developments, they all
rely on one basic principle: interaction happens on twodimensional plane. As an enabling technology,
computer vision[3] has great potential to further
improve the naturalness of these interaction metaphors
and also to take interaction off of the two-dimensional
plane constraint. Indeed, multiple attempts have been
made over the past decade to create methods for
computer interaction using computer vision[3], though
none of these systems have achieved widespread use.
Computer vision[3] systems that allow for human
interaction generally use some sort of interface defined
by the gestures the user can perform. These gestures
must happen within the field of view and range of some
camera device. Many systems utilizing a gesture based
interface allow for the gestures to happen at many
distances before the camera with largely the same effect.
some of these systems involves extending the concept of
Marking Menus (also known as “pie menus”) to
computer vision[3], which only require a users hand to
be present in a specific region of the cameras view to
perform an action. Extensions of these ideas led to two

Create a virtual interaction surface in the space, this
air, and his or her actions are mapped in a natural way to
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the computer system. The interaction surface acts as an
analog to two-dimensional plane metaphors while also
incorporating a third dimension for determination of
whether the user has “touched” the plane. This limited
three-dimensionality removes the restrictiveness of a
physical plane while maintaining its usability.

2.2. Ease of Use
One advantage of touch screens and pen computing
systems is that they only infrequently require calibration
and are transparent across different users. Many of these
systems are also portable and require little or no setup
between sessions. A vision system meant for widespread
general use must attempt to mimic these advantages.

II. DESIGN CONSIDERATIONS FOR VISIONBASED INTERACTION SYSTEMS AT A
DISTANCE

On the issue of calibration, it must be quick simple
and occur at most once per user session.

Before getting to the specifics of our two
implemented 3D gesture recognition systems, we
describe some design considerations that have driving
our research. These considerations are offered in the
spirit of our established predecessors, such as
Shneiderman’s direct manipulation . We divide them
into the two key categories for vision-based HCI
systems: gesturing and ease of use.

III. IMPLEMENTATIONS
We have created two 3D gesture recognition
systems that implement the functionality and basic
guidelines given above while performing drastically
different tasks: general computer use and CBIR.
3.1. Computer vision for General HCI
The Computer vision for General HCI (CVHCI)
system allows the user to interact with the generic
computer system from afar. In this context the 3D
gesture recognition system is used to mimic a touch
screen floating in space. The user interacts with the
system through various pointing gestures. Processing the
users interactions happens on two distinct levels—
tracking and gesturing—which, when combined, allow
for a highly usable system for human-computer
interaction.

2.1. Gesturing
Gesturing is an extensively studied and important
subject. Despite the abundance of gesturing system, a
few gesture-based interaction metaphor have gained
widespread acceptance. Examples include multitouch[6]
gestures such as pinch-to-zoom and drag-to-scroll. Other
input methods have different gestures—pen computing
devices use gestures such as “pen flicks” for turning
pages, scrolling, or going back in a web browser. These
types of gestures are all unobtrusive, easy for the user to
adapt to, and have potential to increase the user
productivity. In order to bring these advantages to a
vision-based interface we propose a few guidelines.

3.1.1 Tracking
To reliably track the user’s hands in a
computationally inexpensive way, we use the
CAMSHIFT [8] algorithm, a Kalman[4]filter , and
require the users to wear gloves with colored fingertips.
The use of gloves could be relaxed via skin-color
tracking , though we use them primarily because of the
low computational overhead of the involved algorithms
and because our major focus was demonstrating the 3D
gesture recognition concept rather than developing an
efficient tracking system. Colored gloves are used with
much success in other real-time applications such as
MIT’s hand tracking system for virtual manipulation of
objects . The CAMSHIFT[8] algorithm allows us to
determine not only the X and Y coordinates of each
tracked finger, but also the diameter of the tracked area,
which we treat as a proxy to the Z-axis using only one
camera. The Kalman[4]filter is used to increase the
robustness of the tracking and to minimize jitter.

First, the user must be able to act normally between
gestures, which is particularly important as without it
the interface is obtrusive and difficult to use. In the 3D
gesture recognition system manipulative gestures—
those that affect the system state— occur on a plane of
interaction. This means that when the users are not
interfacing with the plane there is no manipulative effect
on the system. Gestures that occur inside the space
should correspond to the planar metaphor. The gestures
should both require the plane as the place where they
should occur and the plane should afford the gestures.
This constraint prevents the user confusion from gesture
locality issues—e.g., why a gesture can occur in one
place versus another or only under certain conditions.
Many multi-touch gestures already correspond to this
metaphor—using them would minimize the learning
curve. Finally, when a gesture has been accepted by the
system a cue should appear, whether visual or audible
by some other means. Since the user is not physically
touching something it can become frustrating if the user
performs a gesture and it appears nothing has happened.

The initial calibration stage requires the user to
point at five positions on the screen to establish a
homography that allows the conversion of camera to
screen coordinates. The finger is recognized using prior
histograms and shape data.The user dwells at each point
for a very short period of time to indicate selection. The
diameter of the finger is noted at the detection point,
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mouse down, and removing it to mimic mouse up. In
other words, we have a virtual touch screen that allows
for click-and-drag type actions. Finally, the scrolling
gesture is accomplished by moving both the pointer and
middle fingers into the interaction plane and moving
them vertically, which is common on multitouch[6]
trackpads. Recognition of a finger i’s containment in the
plane is computed by taking the difference of Dtouch
from the calibration and Di from the observation.

defining Dtouch, the “depth” location of the 3D gesture
recognition plane.To allow the user to act normally in
front of the camera,we use adaptive color histograms to
provide the finger tracking with robustness to lighting
changes and quick movement. Periodically, the
histogram of the tracked region is revaluated and
compared with the histogram on which the tracker’s
back projection is currently based; if there is a large
enough discrepancy, the histogram is updated to reflect
the color of the tracked object in the current
environment. The level of match is determined by a
sum-of-squares difference metric between the values of
the bins of the current histogram and the histogram in
the bounding box of the currently tracked object. The
histogram from initial calibration is stored and a
restriction is placed on the algorithm not to allow drift
from the original greater than 30% for any bin.

All of these gestures result in calls directly to the
windowing system that would otherwise be made by the
mouse.We therefore require none of the client software
be modified for our system to work. We have also
implemented an API for applications to plug-in to 3D
gesture recognition and add their own gestures, but the
details are beyond the scope of this paper.

The histograms we use are in the HSV color space
since lighting and camera white balance changes cause
variation largely in the saturation and value components
with less effect on hue. For this reason, we only use the
hue histogram in tracking and we threshold the
saturation and value channels to try to maximize the
presence of the tracked hue in the back projection.
When the histogram is updated, the saturation and value
threshold values are updated automatically using a
binary search of the respective spaces to find the best
back projection, the one containing the most positive
pixels 3 in the tracked area. This update assists with not
only with lighting changes but also with quick
movement by ensuring the track is not lost if the hand
blurs with fast motion causing a slightly different
histogram. To account for a user’s hand leaving the
frame, we have configured the tracking algorithm to
continually search the lower half of the image for
objects matching the colour histograms of the size
expected of a finger. The lower half has been selected as
our search area since the user is most likely to return
their hands to the view of the camera from their lap or a
desk.After each frame from the camera is processed by
the tracker, the relevant data is extracted into an
observation.

Fig. 1 : The CVHCI Gestures. (a) shows moving the
mouse around the screen. (b) Shows the user moving
their hand in to and out of the plane with their pointer
finger to click. (c) Shows the user using two fingers in
the plane moving vertically to scroll.

3.1.2 Gesturing
The system currently allows for three gestures for
interaction with the computer: mouse movement, mouse
clicking, and scrolling. All three gestures are variations
on pointing at the screen. To move the mouse the user
moves their pointer finger in front of the camera at a
distance outside of the 3D gesture recognition plane.
This can be likened to how a Tablet PC or Wacom tablet
handles mouse movement—then pen can hover above
the interface and still change the location of the mouse
pointer. Mouse clicking is actually two gestures—
moving the pointer finger into the plane to activate

Fig. 2 : Overview of the 3D gesture recognition-based
Freestyle Sketching system.
3.2.1 System Setup and Initialization
For the goal of requiring only minimum
calibration effort and portability, a single webcam setup
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image processing functions such as convolution,
equalization, histograms and so on, which operates by
manupilation of brightness value since I is equally
dependent on R,G and B.The HSV color space is
preferred for manipulation of hue and saturation (to shift
color or adjust the amount of color) since it yields a
greater dynamic range of saturation.

is again used in the 3D gesture recognition-based
Freestyle Sketching system. An initialization process
similar to those of the Computer vision[3]

3.2.3 CBIR Query Stage
Current CBIR systems roughly fall into two
categories: (1) sample query image based systems that
retrieve similar images in terms of low-level features
such as color, texture, and salient points; (2) semantic
based systems that retrieve images by query keywords
such as “find images with sky and sea”. The first type of
CBIR system is prone to returning completely irrelevant
images with analogous lowlevel features, while the
second type is constrained by the limited amount of
keywords/classes the system recognizes. Another
drawback of the sample query image based CBIR
system is the hassle of finding a sample query image
itself. Inspired by Marr’s theory that primal sketches
alone provide enough information to recognize the
object and scene, we have developed a CBIR system
that retrieves images containing objects similar to what
the user has sketched. The CBIR subsystem uses the Air
Touch-based Freestyle Sketching subsystem’s output as
input. The retrieval system itself consists of the
following parts: 1. For each image in our query
database, we construct an edge map which is seen as our
‘primal sketch’ by using the boundary detector proposed
by Martin et al.. We then trace the boundaries, vectorize
them, and compute the vector field for each image by
using orientation diffusion.

Fig. 3 : When the user thinks that he or she is drawing
on a 2D virtual plane vertical to the camera, its often a
curved one due to the way human arms rotate. for
General HCI system could be used to learn the size of
the user-chosen input device, where multiple corners of
the virtual plane need to be specified. However, this
Freestyle Sketching system doesn’t require as detailed
distance measurement as the HCI system demonstrated
previously.
Therefore, the initialization process is simplified to
just touching one corner, with the additional assumption
and constraint that the virtual plane is strictly orthogonal
to the webcam. A robust optical-flow-based transition
model is developed in to deal with the curvatures in the
virtual surface while determining the relative distance of
the input device to the surface. The user-chosen input
device is learned during the initialization stage, and is
continuously detected and tracked during the sketching
stage. Since a simple contour-based CBIR system is
used in this initial implementation, the user is limited to
sketching the contour of the to-be-queried object with
one continuous sketch. This restriction is to be relaxed
in future 3D gesture recognition-based Freestyle
Sketching subsystems as the CBIR subsystem gets more
sophisticated.

When an image query is performed, after extracting
and vector zing the boundaries of the image, we
calculate the distance between the query image and
images in the database by calculating the difference of
the orientation of points in the boundary of query image
with the corresponding points’ orientation of the image
in the database. Then we rank the images by the
distance.

3.2.2 HIS, HLS, and HSV color spaces
The HIS (hue,saturation,intensity) and HSV
(hue,saturation,value) color spaces were developed to be
more “intuitive” in manipulation color and were
designed to approximate the way humans perceive and
interpret the way humans perceive and interpret
color.They were developed when color had to be
specified manually,and are rarely used now that user can
select colors visually or specify pantone colors.These
color species are discussed for “historic” interest.HLS
(hue,lightness,saturation) is similar to HSI;the term
brightness is used rather then intensity.

IV. CONCLUSION
The issue of natural and comfortable interaction
between humans and computers has received much
study in recent years. On several occasions vision
systems have been proposed in an attempt to create a
natural method for interacting with machines while not
directly touching them. These systems have primarily
been restricted to lab settings, likely due to robustness
problems, difficulty of set-up, and cost issues. In
contrast, we have focused our efforts on a visionbased
interaction system that uses standard hardware and
extends already well-known interaction metaphors. The

The difference between HSI and HSV is computation of
the brightness component (I or V),which determines the
distribution and dynamic range of both the brightness (I
or V) and saturation (S). The HSI color space is best for

International Conference on Electronics and Communication Engineering (ICECE ) - 17th March, 2012 - Chandigarh

138

3D – Gesture Recognition

concept of using a virtual plane inhabiting the space in
front of a camera to delimit the regions in which a
gesture can occur has shown to have promise as an
interface metaphor. The methods described here allow
for more complete use of the capabilities of simple
consumer grade cameras to perceive depth and use this
to augment the gesture systems which are common in
research that do not extensively utilize the capabilities
of the z-axis.
We believe that this interface metaphor is one
which has nearly limitless applications in offices, labs,
households, industry, and on the move. We hope this
system will be adopted by others and used to promote
efficient and natural methods of human-computer
interaction.
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